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Abstract 
Multiple Input Multiple Output (MIMO) and Orthogonal Frequency Division 
Multiplexing (OFDM) are two major techniques that have recently been combined and 
proposed for 4G wireless communication systems. Coding schemes such as Space Time 
Block Code (STBC) and Space Frequency Block Code (SFBC) are used with MIMO-
OFDM to provide higher system throughput and better diversity gains. While STBC is 
simple to implement, it does not scale weIl for any arbitrary number of antennas. In 
addition to that, it is not designed for frequency selective fading channels. On the other 
hand, SFBC achieves full diversity in frequency selective multipath channels. However, it 
has fairly complex implementation, and share with the first scheme the fact that both do not 
support multi-user access. In this thesis, a novel transmission scheme is developed to 
effectively enable multiple access by joint code design across multiple antennas, 
subcarriers, OFDM frames, and users. Such system will benefit from the combined space, 
frequency, time as weIl as multi-user diversity. Hence, better spectrum efficiency is 
achieved while improving bit error rate performance with respect to signal-to-interference 
ratio. The proposed scheme uses either parity bit selected or permutation techniques to 
choose the spreading code at the transmitter side. As a result, the detection at the receiver is 
greatly reduced due to the fact that identifying the spreading code directly yields the 
transmitted data symbols. Additionally, this thesis also investigates the hardware 
implementation challenges of the proposed algorithms. The s.econd contribution of this 
iv 
thesis is the introduction of a systematic design methodology and real-time prototyping 
platform. It allows converting the proposed algorithms from Matlab onto the target FPGA 
prototyping platform in a systematic way. The third contribution of the thesis is the 
introduction of hardware architectural optirnization techniques in order to reduce area, 
power and time. Among those optimization methods that are proposed, a pipelined 
architecture in which only one IFFT/FFT block is shared among aIl transmittinglreceiving 
antennas, an efficient 10w complexity algorithm for despreading based on counters and 
comparators, and an optimized architecture for complex matrix inversion using Gauss-
Jordan elimination (GJ-elimination). FinaIly, the Fixed-Point optirnized FPGA architecture 
for MIMO-OFDM Transceiver is developed, where the maximum aIlowed performance 
10ss due to quantization is defined, the tradeoffs between BER performance and area 
reduction are investigated. 
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Chapitre 1 - Introduction 
Over the la st twenty years, wireless communication systems technology has expanded at a 
fast pace. Data rates and the quality of service (QoS) requirements are constantly reviewed and 
improved in order to ensure that users get the desired satisfaction of their wireless 
communication experience. Wireless communication systems and networks will have to 
become ever more efficient and flexible to be able to compensate for the lirnited availability of 
radio frequency (RF) spectrum due to various regulations. As such, wireless communication 
systems have to have the ability to generate a constantly expanding high spectral performance, 
more extensive data rates, and greater number of users employing the wireless system at the 
same rime. The efficiency of the spectrum is increased by the utilization of multiple antennas at 
the transmitter as weIl as the receiver end. This creates what is known as a multiple-
input/multiple-output radio channel (MIMO) [1][2], different from the customary single-
input/single-output radio channel (SISO). MIMO in combination with- orthogonal frequency-
division multiplexing (OFDM) (MIMO-OFDM) have been identified as a promising approach 
for high spectral efficiency wideband systems. The demand for extensive data rates and high 
channel capacity requires improved receiver implementations and architectural design. In order 
to achieve this, a balance between hardware complexity and operational performance must be 
established. 
The purpose of this thesis is threefold: to propose highly efficient algorithms of a 
reasonable complexity for MIMO-OFDM communication system ; to design a real-tirne Field 
Programmable Logic Array (FPGA) architectural model for the proposed transmitter and 
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receiver algorithms; and to put forward efficient design methodology to translate algorithms to 
FPGA architectural models. This first chapter will mainly be concemed with outlining the 
motivations behind the improved MIMO-OFDM transmitter-receiver model to support high 
data rate. In addition, the existing literature on MIMO-OFDM systems will be reviewed and the 
challenges of developing algorithms and FPGA architectural models will be identified, 
particular stress being put on the necessity of an efficient methodology with regard to the 
transformation of algorithms to architectural models. AIl these aspects will be drawn together to 
define the purpose of the study. Furthermore, the organization of the thesis will be presented 
with the summary of contributions in design methodology, algorithm optimization, FPGA 
architectures and joint optimization of algorithms and architectures. 
1.1 Wireless system development 
Wireless communication has developed over the past twenty years from being a limited 
technology used by a handful of specialists to becoming integrated into a wide variety of 
electronic devices available to the general public. With the advent of data-centric applications 
such as the Internet, mobile communication, or wireless local area networks (WLANs), in the 
early nineties, wireless communication started its way into everybody's daily life. New products 
(e.g., the iPhone or the iPad) and services (e.g., digital-TV or on-demand video strearning) calI 
for higher throughput and better quality of service which require new concepts and standards for 
wireless communication. Third Generation (3G) wireless systems were first implemented in 
Japan in 2001 to meet the above requirements. The International Telecommunications Union 
endorsed the following third generation wireless networks: CDMA2000, wideband CDMA, and 
time division synchronous CDMA. 
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The introduction of 3G wireless networks led ta the development of a wide range of 
multimedia applications, including online gaming, Internet browsing, video streaming. 
Nevertheless, despite its improved features , 3G has not yet manage to provide solutions for such 
issues as Multiple Access Interference (MAI) and Inter Symbole Interference (ISI). As a result, 
Fourth Generation (4G) wireless networks have begun to be developed in arder ta rectify the 
shortcomings of the previous generations of wireless systems. The main targets of 4G wire1ess 
systems are bandwidth expansiqn, data rate increase, extended coverage and reduced co st. 
The International Mobile Telecommunications Advanced (IMT -Advanced) specifications 
requirements for 4G standards were published in March 2008 by the communications division 
of the International Telecommunications Union-Radio (ITU-R). The specifications included a 
maximum speed of 100 megabits per second in the case of high mobility communication and 1 
gigabit per second for low mobility communication [3]. 
Mobile WiMAX and Long Terrn Evolution LTE systems are frequently classified as 4G by 
wireless service providers, despite the fact that they do not reach the established peak rate of 1 
Gbit/s, and thus not abiding by the specifications of IMT -Advanced. ITU-R made a concession 
on 6th December, 2010, namely that the aforementioned systems, and other 3G systems, could 
be categorized as 4G, despite not meeting the specifications of IMT -Advanced, if they could be 
demonstrated ta be precursors of the versions that abide by the specifications of IMT -Advanced 
and show "a substantiallevel of improvement in performance and capabilities with respect to 
the initial third generation systems currently deployed" [4]. 
Mobile WiMAX Release 2 (also known as Wireless MAN-Advanced or IEEE 802.16m') and 
LTE Advanced (LTE-A) are IMT-Advanced compliant backwards compatible versions of the 
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above two systems, standardized during the spring 20 Il , and promising peak bit rates in the 
order of 1 Gbitls. Services are expected in 2013 [5]. 
The objectives of 4G wireless networks include increasing the data transmission rate, 
reduced latency, and high reliability (reduction of wireless disconnection), by adapting packet-
optirnized radio access systems that sus tain bandwidth distribution. Furthermore, 4G systems 
seek to decrease the price of infrastructure equipment and user terminaIs, as weIl as to use a 
modulation structure with a higher performance than the CDMA scheme employed by 3G 
networks, to maximize the use of communication bandwidth. These objectives caU for a 
complete reorganiz~tion of the physicallayer and the system architectural mode!. 
OFDM is the modulation scheme employed by 4G systems to improve spectral efficiency. It 
is a broadband multi-carrier modulation scheme where the available bandwidth is subdivided 
into orthogonal narrow-band sub-carriers. OFDM is known since the late 1960's [6] , the 
developments in semièonductor and computer technology have made OFDM a useful and 
functional scheme, in contrast to earlier days when the hardware technology available in the 
1960s was not suitable to the application of the OFDM scheme. Nowadays, however, OFDM 
has become the preferred option for wireless communication systems due to a number of 
reasons, including more straightforward channel equalization in contrast to single carrier 
schemes, stable against frequency selective fading, and high spectral efficiency. Systems that 
currently employ OFDM are digital audio broadcasting (DAB), digital video broadcasting 
terrestrial (DVB-T), digital video broadcasting-handheld (DVB-H), WLANs, WiMAX, the 
majority of the long-term evolution (LTE) 4G systems, as weU as a number of short-range 
systems with ultra bandwidth (UWB). What is more, OFDM can also be applied to wired 
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systems, such as data modems for asymmetric digital subscriber line (ADSL) and very high-
speed digital subscriber line (VDSL). 
1.2 Background and Motivation 
In order to increase the data rate and the communication link robustness, 4G systems 
employs MIMO schemes alongside OFDM. The advantage of MIMO schemes is that they can 
reach higher throughput than SISO systems at the same bandwidth and transmit power. Wireless 
MIMO systems send and receive information over two or more antennas often shared among 
many users in case of multi-user system. The signaIs reflect off of objects in the environment 
causing multiple paths. In conventional systems, these multi-paths cause interference and 
fading. However, MIMO systems combine the multiple fading paths and users' signaIs to 
overcome multi-user interference and fading, and thereby increase data throughput and reduce 
Bit Error Rate (BER) as compared to SISO systems. On the other hand, MIMO communication 
is targeted toward wideband systems which suffer from frequency-selective fading, and as a 
result the ISI will exist in the system. To mitigate this ISI effect and simplify the channel 
equalization, MIMO is combined with OFDM in order to convert the frequency-selective 
channel into a set ofparallel frequency-flat fading channels. Transmission using MIMO-OFDM 
is used to either increase the robustness of the system or the data rate. In a ri chI y scattered 
environment, transmit diversity play an important role to maintain the robustness of the wireless 
communication system. Transmission schemes that exploit diversity use spatial dimensions to 
add more redundancy, thus keep the data rate equivalent to SISO-OFDM system in order to 
increase the BER performance. Space-Time Coding is the principal of generating redundancy 
by coding across time and spatial dimensions [7]-[13] , Space time Block Coding (STBC) [14] is 
the most widely used examples that employs STC scheme. On the other hand, Space Division 
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Multiplexing (SDM) is employed if the algorithm uses different antennas to transmit multiple 
data symbols over the channel. SDM schemes are used if high data rates are the main objective 
of the system [15]-[20]. 
Both STe and SDM coding schemes cannot achieve multipath diversity and were proposed 
for flat fading channel and not suitable for frequency selective fading channels. These two 
problems could be solved if more frequency diversity is introduced to the system. MIMO-
OFDM provides the opportunity to code the transmitted symbols over different antennas (space) 
and sub-carriers (frequency), this coding scheme is known as Space-Frequency Block Coding 
(SFBC) and it can exploit the multipath diversity. Three dimensional coding over space, time and 
frequency is also known as Space-Time-Frequency Block Coding (STFBC). Both transmission 
schemes have recently been proposed in the literature [21 ]-[29]. However, the system complexity 
is a major obstacle and the decoding complexity problem has to be tackled. Additionally, most 
of the existing ST/SF codes are designed for single user systems only, for multiple access 
channels (MAC), the single-user ST/SF codes are always applied to each user independently, 
which results a reduced transmission rate. For example in conventional MIMO-OFDMA, us ers 
are separated in different frequency bands (sub-channels), and each user is coded separately 
using STBe or SFBC, leading to data rate reduction for each user when the number of users is 
increasing. The above reasons calI for a new transmission scheme to enables multiple access by 
joint code design across multiple antennas, OFDM frames (time), subcarriers, and users. 
The significant performance improvements of the MIMO-OFDM systems cornes at the cost 
of increasing complexity of signal decoding at the receiver end. For example, in spatial 
multiplexing the linear increase in data rate with the minimum number of antennas at the 
transmitter and receiver end, is achieved with a more than !inear increase in decoder complexity 
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irrespective of the nature of the used decoding algorithms. What is more, maximization of the 
potential benefits of multiple antennas technology necessitates even more complex algorithms, 
coming close to or surpassing the technological and economicallimits of the integrated circuits 
technology. 
According to Moore's Law, the chip's transistor density doubles every two years, which put 
a maximum limit on the system performance improvement rate. On the other hand, according to 
Shannon's Law, algorithms grow in complexity more rapidly than chips grow in density in 
order to reach the maximum channel capacity. This creates a gap between the algorithmic 
complexity and the hardware performance, the gap between ·the complexity of algorithms and 
battery capacity are even more pronounced, which caUs for an efficient design of both more 
compact and more power efficient architectures. 
The most complex component of a MIMO-OFDM receiver is the detector, whose role is to 
separate the spatially multiplexed data streams at the receiver end. InitiaUy, only the complexity 
order of MIMO-OFDM receiver algorithms has been examined; however, this is appropriate 
only in the case of qualitative comparisons between different decoding algorithms, results of 
such an analysis are not particularly relevant to system implementation. On the other hand, a 
more thorough analysis of the level of algorithm complexity was developed for digital signal 
processor (DSP) implementation [30]. However, DSP implementations cannot meet the 
requirements (in terms of throughput) of currently emerging and future wideband MIMO-
OFDM systems. As a result, FPGA architectural models are required for the implementation of 
highly complex decoding algorithms. However, to make sure that the only factor that influences 
the performance of the system is the wireless channel capacity, and not the receiver technology, 
additional developments of high-throughput wideband MIMO-OFDM systems are required. 
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Conventionally, the algorithm researchers and the hardware design teams work separately 
[31][32], this leads to the fact that many algorithms proposed are not realistic for real-time 
implementation due to high complexity and numerical stability problems. This thesis proposes a 
development environment that lets designers model an entire ~ystem accurately, inc1uding the 
behavior and interaction of hardware and software subsystems that represent the system 
platform parameters such as input data and wireless channel. 
1.3 Thesis Objectives and Scope 
The objective of this thesis is to propose high performance algorithms with realistic 
complexity and real-time optimized FPGA architectures for the MIMO-OFDM Transceiver. 
First, in order to reduce the detection algorithm complexity at the receiver side, and at the same 
time improve the MIMO-OFDM performance, a novel transmission scheme for MIMO-OFDM 
based on the parity bit selected and permutation block spreading methods is proposed. In this 
scheme, the transmitted data is coded across space, time and frequency domains. The coding is 
done using a spreading code where the choice of this code is determined by the parity bits of the 
transmitted message vector across the multiple antennas. The proposed scheme enables multiple 
access by joint code design across multiple antennas, OFDM frames, subcarriers, and users. It 
will bene fit from the combined space, time and frequency diversity and allow users to share 
subcarriers with a manageable level of multi-user interference. Hence, better spectrum 
efficiency is achieved while improving bit error rate performance with respect to signal-to-
interference rate. 
The second objective lS to develop platform architecture for real-time prototyping 
environment. In the proposed platform, the communication between Matlab and FPGA board is 
managed directly ,through the Universal Asynchronous Receive and Transmit (UART). In this 
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thesis, UART core functions are implemented using VHDL and integrated into the MIMO-
OFDM FPGA chip to achieve compact, stable and reliable data transmission, which effectively 
represent a complete hardware design platform for MIMO-OFDM system. 
The third objective is to develop an end to end Floating-Point FPGA architecture for the 
proposed MIMO-OFDM Transceiver scheme. The proposed architecture · is divided into sub-
modules where suitable optimization techniques are proposed for each sub-module in order to 
reach the overall optimized architecture. 
1.4 Publications 
1.4.1 Published 
1. S. Moussa, Ahmed M.Abdel Razik' A.O. Dahmane, and H. Hamam "FPGA 
Implementation of Floating-Point Complex Matrix Inversion Based On Gauss-Jordan 
Elimination," CCECE 2013, May 5th to 8th, 2013 , Regina, Saskatchewan, Canada. 
2. S. Moussa, A.O. Dahmane, C. D'Amours and H. Hamam "MIMO-OFDM with Parity 
Bit Selected Block Spreading," 2nd international conference on consumer electronics, 
communications and networks (CECNET 2012), Three Gorges, Hubei, China, April 
21st- 23rd, 2012. 
3. S. Moussa, A.O. Dahrnane, C. D'Amours and H. Hamam "MIMO-OFDM with 
Permutation Block Spreading," 14th International Conference on Advanced 
Communication Technology, Pyeongchang, Republic of Korea., February 19- 22, 2012. 
4. S. Moussa, A.O. Dahmane, C. D'Amours and H. Hamam "OFDM with Permutation 
Block Spreading," GCC Conference and Exhibition , 19-22 Feb. 2011 , Dubai, UAE. 
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5. S. Moussa, A.O. Dahmane, C. D'Amours and H. Hamam "OFDM with Parity Bit 
Selected Block Spreading," 10th IEEE lCT Conference, 14-18 April 2010, Doha, Qatar. 
1.4.2 Submitted 
1. S. Moussa, Ahmed M.Abdel Razik A.O. Dahmane, C. D'amours and H. Hamam 
"FPGA Implementation of MIMO-OFDMA based on parity bit selected and permutation 
spreading", submitted to: IEEE Transactions on Circuits and Systems 1. 
1.5 Thesis Organization 
Chapter 2 provides an overview of OFDM transmission systems including its mathematical 
model, and then its advantages and disadvantages are highlighted. Next, the combination of 
MIMO systems with OFDM is then described and MIMO-OFDM model is introduced, 
followed by a comprehensive review of the existing MIMO detection techniques and their 
associated BER performance and complexity analysis. Finally, MIMO-OFDM transmission 
schemes are categorized into three main categories Spatial Division Multiplexing (SDM), Space 
Time Coding (STC), and Space Frequency Coding (SFC), where the performance of these 
schemes are analyzed and compared. 
Chapter 3 presents the new MIMO-OFDM scheme based on the parity bit selected and 
pemmtation block spreading. M athemati cal model of the proposed technique is given and 
simulations are presented for different number of transmitlreceive antennas, different 
modulation, different spreading code length, and different equalization techniques. 
Chapter 4 presents FPGA design methodology for MIMO-OFDM systems, which allows 
converting the proposed algorithms onto the target prototyping platform in a systematic way. 
Additionally, detailed implementations for real-time prototyping environment based on UART 
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are also presented. Then, the RTL model for the individual blocks in the proposed MIMO-
OFDM system is introduced. Detailed implementations and the potential drawbacks in each 
module are also provided. The synthesis results, which include the hardware resources usage, 
latency, and power consumption are presented and analyzed. Finally, functional verification 
results are introduced for major modules in the system. 
Chapter 5 provides the optimization process for the proposed MIMO-OFDM FPGA 
architecture. Optimized and efficient architectures are proposed and designed for the key 
functional module of the systems. These efficient designs include pipe1ined architecture for 
IFFT IFFT modules, low complexity architecture for the despreading module, low complexity 
architecture for matrix inversion using GJ-elimination, and finally the complete design is 
converted to Fixed-Point representation, then the tradeoffs between BER performance and area 
reduction are investigated and the final results are introduced and analyzed. 
Chapter 6 gives the thesis conclusion. The main results and conclusions are surnmarized. 
Moreover, sorne remaining open questions and directions for future research are discussed. 
Chapitre 2 - MIMO-OFDM 
2.1 Introduction 
The main target of next generation wireless technologies such as 4G is to provide high 
speed data transmission rate to satisfy the needs of the emerging new applications. The 
requirements of 4G wireless communication could be summarized as, 100 Mb/sec data rate in 
outdoor environment and 1 Gb/sec in indoor channels. Henee a significant bandwidth efficiency 
improvement is required in order to main tain the frequency spectrum in the order of 100 MHz. 
The main challenge of high speed single carriers wireless transmission lies in the frequency 
selectivity of the channel, which means that the multipath delay spread of the channel is quite 
large due to the large bandwidth and leads to severe intersymbol interferenee (ISI). In order to 
overcome the ISI problem, the duration of the transmirted symbol must be much larger than the 
delay spread of wireless channels. In multi-carrier's transmission system such as OFDM, the 
entire channel is divided into many narrow-band subchannels, which are transmirted in paraUel 
to maintain high-data rate transmission and, at the same time, to increase the symbol duration in 
order to mitigate the ISI effect. In addition to that, many advanced techniques, such as adaptive 
loading, transmit diversity, and reeeiver diversity, could be used with OFDM to improve 
transmission efficiency. 
Recently MIMO communication which consists of multiple transmit and receive antennas 
are used extensively to increase the transmission rate, it is considered as the key ·solution for 
fading channels in rich scartering environment. Compared with SISO, a MIMO system can 
improve the capacity by a factor of the minimum number of transmit and receive antennas for 
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flat fading or narrow-band channels. For wideband transmission, it is natural to combine OFDM 
with MIMO to deal with frequency selectivity of wireless channels and to obtain diversity 
and/or capacity gains. Therefore, MIMO-OFDM has widely been used in various wireless 
systems and standards. 
The coding structure of the transmitted signal plays a major role on the performance and 
capacity of MIMO-OFDM system. Several transmission sc~emes have been proposed for 
MIMO system to improve transmission performance and/or increase the throughput. These 
schemes of coding can be divided into two broad categories: Space Time Coding (STC) and 
Space Division Multiplexing (SDM). The former scheme is mainly used to increase the 
robustness of the system, while the later one is used to increases the maximum data rate 
attainable by the system. 
This chapter begins with an overvIeW of OFDM transmission systems including its 
mathematical model, then its advantages and disadvantages are highlighted. Next, MIMO-
OFDM model is introduced, followed by a comprehensive review of the existing MIMO 
detection techniques and their associated BER performance and complexity analysis. A few 
examples of such algorithms include Maximum-Likelihood (ML) algorithm, the Zero-forcing 
(ZF) algorithm, the Minimum Mean Square Error (MMSE) algorithm, and the V-BLAST 
algorithm. Finally, MIMO-OFDM transmission schemes are categorized and the pros and cons 
of each scheme are described in details, in order to serve as a base for introducing the novel 
MIMO-OFDM transmission scheme based on parity bit selected and permutation, which will be 
introduced in the next chapter. 
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2.2 Conventional MIMO-OFDM system 
2.2.1 OFDM system model 
OFDM stands for orthogonal frequency division multiplexing. It is a subdivision of 
frequency division multiplexing in which multiple sub-carriers on adjacent frequencies are 
utilized in a single channel. In OFDM system, spectral efficiency is maximized by overlapping 
sub-carriers. Generally these sub-carriers can interfere with one another. But in OFDM, they do 
not interfere with each other because sub-carriers are orthogonal to each other. Due to this fact 
OFDM can maximize spectral efficiency without channel interference. The spectrum of OFDM 
system in frequency domain is represented in Figure 2-1. 
Individual Sub-Channels 
Channel Bandwidth 1 \ 
(Bw) 
! ~ ~ i 
VI \\ 
Frequency 
Bandwidth (Bw) = 1/ Symbol Rate (Rs) 
Figure 2-1 OFDM Frequency spectmm [33] 
Orthogonality of Sub-Channel Carriers 
As described above, the sub carriers are orthogonal in OFDM systems, which mean that 
each carrier spectrum in frequency domain has a null value at the center frequency of each of 
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the other carriers in the system. This allows these carriers to be as close as possible to each 
other, hence better spectral efficiency. In another words, orthogonality enables concurrent 
transmission on almost every sub-carrier in frequency space without interference as shown in 
Figure 2-2. So at the receiver side distinct sub-carriers can be easily extracted. In conventional 
FDM system on the other hand, this overlapping of sub-carriers is not possible, as a result a 
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Figure 2-2 Orthogonal overlapping spectral shape for OFDM [34] 
OFDM TransmitterlReceiver architecture: 
Classic model of an OFDM transmitter and receiver is shown in Figure 2-3 . Figure 2-3(a) 
shows OFDM transmitter and Figure 2-3(b) shows OFDM receiver. The transmitter converts 
digital data which is to be transmitted, into a subcarrier mapping of amplitude and phase and 
then using the Inverse Fast Fourier Transform (IFFT), digital data is converted into time domain 
signal representation from spectral representation and a cyclic prefIx (CP) is added. Then to 
transmit the OFDM signal, the time domain signal is mixed with required frequency through 
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frequeney multiplexing. The reverse operation is performed at the reeeiver end as shown in 
Figure 2-3(b). When the modulated OFDM signal arrives at the receiver, the RF signal is mixed 
with base band for proeessing and the CP is removed. Then, the signal speetrum is eonverted to 
frequeney domain using Fast Fourier Transform (FFT). Then phase and amplitude of the 
subearrier is extracted out and demodulated back to digital data. The IFFT and FFT are both the 
opposite funetions of each other. The suitable term to describe them rests on whether the signal 
















(a) OFDM Transmitter 
BPSK 
DeMod ..--
1 >-(f) 1 1 0 1 Data out I~ 1 - 1 1- E a. 1 a.. 1 LL ID 1 
-
1 0:: 1 LL (j) 1 
~ BPSK 1 DeMod 
(b) OFDM Reciever 
Figure 2-3 Conventional OFDM System 
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Cyclic Prefix Insertion: 
In wireless transmission system, the radio signal gets reflected back from waIls, buildings, 
mountains and aIl other objects in the transmission environment causing multiple signaIs to 
arrive at the receiver at different time. This phenomenon is known as multipath transmission. At 
the OFDM receiver side, multipath channel presents time distortion where the duration of each 
OFDM symbol is increased. As a result the received symbols interfere with each other and 
produce the intersymbol interference (lSI) which is very popular in OFDM systems. The 
symbol rate of OFDM signal is much less than a single carrier transmission technique. For 
example, in a single carrier system with BPSK modulation the bit rate directly determines the 
symbol transmission rate. But in OFDM, the whole bandwidth is subdivided into Nf subcarriers 
which results in Nf -times lower symbol rate than that of single carrier transmission. Thus the 
effect of intersymbol interference is reduced in multipath transmission through OFDM, making 
OFDM a natural resistant to ISI. The system can be further improved if we add guard periods, 
which is a cyclic copy, this is done by replicating the OFDM symbol end and appending it to 
the start of the OFDM frame as shown in Figure 2-4. The addition ofthis guard period results in 
the extension of symbol waveform but it greatly reduce ISI caused by multipath transmission. 
Channel 
GI Symbol Symbol 
• 
C:J symbol J/ 
symbol symbol symbol 
Figure 2-4 OFDM CP insertion 
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2.2.2 OFDM Mathematical model 
In OFDM the infonnation stream is converted into Nf paraUel streams via seriaI to paraUel (SIP) 
converter as shown in Figure 2-3, where Nfis the number of subcarriers before CP insertion. 
These paraUel streams are modulated using BPSK. The f(h OFDM symbol is given by [35] : 
X (t) = "N ~-i S pet _ kT)ej21rft k Ln_o k .n 
Where T is the OFDM symbol duration, and 
T 
Sk = [Sk.O,Sk.1I ".,Sk.Nt- i ] 
(2.1) 
(2.2) 
is the Nf paraUel data streams for one OFDM frame before CP insertion. The subscript T 
represents the transpose operator and pet) is the pulse shaping for each symbol. Ifwe consider 
rectangular pulse shaping wavefonn: 
{
l , ° <S, t <S, T 
pet) = 
0, otherwise (2 .3) 
and that each subcarrier and the OFDM symbol are sampled Nf times per frame interval, the 
modulated wavefonn of(2.1) becomes: 
X (mT) = LN ri S ej2rrnm/N t 
k Nt n=O k.n ,m = 0,1, ... ,Nf -l (2.4) 
Rence, the inverse fast Fourier transform (IFFT) is used to modulate these substreams to their 
respective subcarrier frequencies : 
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(2.5) 
The resulted paraUel symbols after OFDM modulation is converted into ci seriai stream and a 
CP is inserted. CP duration is selected to be larger than the channel delay to avoid ISL At the 
receiver, the signal is converted from seriaI to paraUel and the CP is removed, then the FFT is 
used to demodulate and take decision according to the employed modulation. In case of BPSK, 
the decision function is simply the sign function. 
2.2.3 ()j<1)Jk[4 
OFDMA stands for Orthogonal Frequency Division Multiple Access and it is the multiple user 
version of OFDM. As shown in Figure 2-5, in this system a subset members of sub-carriers are 
assigned to individual user dynamically, through the use of TDMA (based on timeslots) or 
FDMA (separate channels), hence the system support simultaneous users transmission. 
Although there are many advantages of OFDMA, its flexibility to resource allocation and 
robustness to frequency selective fading are considered the main benefit. By using OFDMA, 
every user has its own unique set of sub-channels as shown in Figure 2-5 and the base station 
can allocate the subcarriers to users dynamically [36]. If high quality of service (QoS) has been 
requested by specifie user, more resources (more power, large number of sub-channels and 
higher level of modulation) can be applied to this user. 
The major advantages of OFDMA could be summarized as follow: 
• Deployment flexibility at different frequency bands with little modification needed with 
the air interface. 
• Allows power control at either channel or sub-channelleveL 
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~ User 1 Data Subcarriers 
Frequency 
Guard Band Guard Band 
Figure 2-5 Multi-user OF DM system [37] 
• By spreading the carriers all over the used spectrum, frequency diversity could be 
introduced to the system. 
• Gives excellent coverage by enabling single frequency network coverage. 
• By applying different carrier permutation between different users in different cells, 
interferences in neighboring cells is averaged. 
• Cyclic permutation is used to overcome interference within the cell. 
2.2.4 MIMO-OFDM Mathematical model 
In MIMO-OFDM systems, the wireless link has its transmitter and receiver systems equipped 
with an arbitrary number of antennas as shown in 
Figure 2-6. The basic idea of using MIMO-OFDM signaIs is to ensure that the quality of signal 
(measured by BER) and data rate (bits/sec) are improved. This is done by combining the signaIs 
on the transmit (TX) antennas at one end and the receive (RX) antennas at the other end. The 
result improvements in terms of link quality and performance can be used to significantly 
increase the operator's revenue as well as the wireless network quality of service. 
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Figure 2-6 Simplified block diagram of MIMO-OFDM system 
A general MIMO-OFDM system is shown in 
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Figure 2-6, where Nt transmit antennas, Nr receive antennas, and Nrtone OFDM are used. 
First, the incoming bit stream is mapped into a number of data symbols via sorne modulation 
type such as BPSK. Then a block of Ns data symbols [Si' S2, " " , , SNJ are encoded into a 
codeword matrix S of size TXNt which will then be sent through Nt antennas in T OFDM 
frames , each frame consisting of Nf sub-channels. Specifically, SJ, SI, " " SJ will be 
transmitted from the /h transmit antenna in OFDM frames 1,2, "" " T respectively, where S'j 
denotes a vector of length Nf , for aIl j = 1,2,. " ", Nt and n = 1,2"", , , T The codeword 
matrix S can be expressed as. 
(2 .6) 
After appending the cyclic prefix on each OFDM frame, Sj will be transrnitted from the /h 
transmit antenna in the n th OFDM frame. 
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We can identify X of size Nf x Nt as a subset of S that represents the transmitted symbols 
from aU transmitting antennas for the duration of one OFDM frame, hence 
(2.7) 
Or it could be written as 
(2.8) 
Here xy=l:N r) is a vector represents aU symbols transmitted from antenna j through aU Nf 
subcarriers. 
After passing through the MIMO channels, the received signaIs will be first sent to the 
reverse OFDM frame (cyc1ic prefix removal and FFT) and then sent to the decoder. 






Wit1;lOut loss of generality, we can consider only one subcarrier (k=1), then equation 2.9 can 
be represented in a matrix form as 
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Y=HX+v (2.10) 
Where Y is the received vector with Nr dimension, H is an NrxNt complex propagation 
matrix that is assumed constant for the length of a frame transmission (i.e., a quasi-static 
channel) and assumed known at the receiver (e.g. , via transmission of training sequences). It is 
assumed that the statistics of the channel transfer matrix H can be described by the fading 
statistics namely, Rayleigh fading, Ricean fading or AWGN. Furthermore, it is assumed that the 
elements of H have a variance of one, or, in other words, the average channel gain Pc is 
normalised to one. 
2.2.5 MIMO Detection techniques 
This section summarizes and compares the various algorithms designed to detect the MIMO 
signaIs, Channel State Information (CS!) is assumed to be perfectly known at the receiver side. 
A few examples of such algorithms include Maximum-Likelihood (ML) algorithm, the Zero-
forcing (ZF) algorithm, the Minimum Mean Square Error (MMSE) algorithm, and the V-
BLAST algorithm. 
2.2.5.1 Maximum-Likelihood (ML) 
The ML algorithm uses a received vector Y to detect the vector symbol most likely to be 
transmitted by the transmitter. Minimizing the difference between the transmitted signal 




The number of transmitting and receiving antennas plays an important role in defining the 
size of possible number of input vector 2NtNr that need to be checked using the ML algorithm. 
If we consider the number of transmitting and receiving antennas as 2 with BPSK modulation, 
the total likely candidates turn up to be 22*2=16 different signaIs. When the number of 
transmitting and receiving antennas becomes 4, the number of candidates becomes 24*4=65536 
different signaIs. 
2.2.5.2 Zero Forcing (ZF) 
The ZF aigorithm gives its best results when Inter Signal Interference (ISI) becomes 
prominent in the performance of the system. The interference is cancelled out by the 
introduction ofweight matrix into the system. By multiplying the NtxNr weight matrix with the 
incoming signal at the receiver, we can get an estimated transmitted signal as shown in the 
equation. 
(2.12) 
This detection technique is aiso known as spatial filtering. The condition Nt ~ Nr should be 
maintained true in order to perform this linear demultiplexing. The simple process of ZF 
filtering is described in the following steps. 
A weight vector of Nr dimensions w~f.k' for the kth transmitted substream is given by 
(2.13) 
In which, the Moore-Penrose (MP) inverse is denoted by the '+' symboi and an Ntxl-
dimensional vector with all zeros except for the kth element ( it's value is 1) is denoted bY9k . 
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The product of H+ with gr gives the kth row vector in the H+ . Assuming that Nt ~ Nr as 
mentioned above, the pseudo inverse code of H is computed using 
(2.14) 
The weight matrix needed to calculate aU transmitted substreams could be obtained by 
applying the MP pseudo inverse matrix H+ as 
(2.15) 
we could choose inverse schemes other than MP pseudo inverse. The reason for choosing 
MP pseudo inverse in ZF is to obtain a norm-minimized and least-squares-type weight vectors. 
When the transmitted signal Y(t) is multiplied with Wz{ , the output vector signal(Nt -
dimensional) is denoted by 
S = WzfY (2.16) 
(2.17) 
= X + Wzfv (2.18) 
[ Tl 




The ZF algorithm reduces the power of the interfering substreams to zero. This results in 
maximizing the SIR (Signal to Interference power Ratio) in the filtered output signal. As the 
power of received signal is sacrificed, ZF algorithm provides lower SNR compared with other 
schemes. 
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2.2.5.3 Minimum Mean Squared Error (MMSE) 
The ZF algorithm doesn' t consider the effect of noise in the channel while reducing the 
interference. This results in increasing the noise power in the desired signal, which causes 
degradation in the output signal quality. This deficiency is addressed in the MMSE (Minimum 
Mean Squared Error) algorithm. As the name suggests, this algorithm minimizes the error 
between the output signals(t) and a reference signal (t) . The Mean Square Error J(w) is 
shown as 
J(w) = E[ld - s12] (2.20) 
(2.21) 
(2.22) 
In this equation, E[ *] denotes the ensemble average (expectation) of the signal. y rd & Rrr 
respectively represent the correlation vector and the correlation matrix. They are defined using 
the equations 
Yrd = E[y*d] 
At the minima ofJ(w), the following condition holds true. 





Using differentiation for (2.22 ) with respect to w, we can arrive at the following conditions 
shown below. 
a(T * )_O aw W Yrd -
By substituting (2.22) and (2.26)-(2.28) into (2.25), we can obtain 
this brings us to the resulting equation 







The vector derived from the above equation is the weighted MMSE vector for a single 
substream. When it is generalized to a system ofNtxNr, we get the equation 
(2.31) 
W~mse is the matrix of size NtxNr, and Yrdrepresents the correlation matrix in the received 
signal caLculated by the received signal vector Y and an Nt xl dimensional reference signal 
vector D using the equation 
Yrd = E[Y* XT ] (2.32) 
By defining the Pt as the average transmission power per antenna, we can represent the 




In the above equation a2 represents the power of thermal noise and 1 Nrdenotes a unit 
matrix of size Nr . 
The optimal matrix W mmse can be derived as follows. 
WT R-1 mmse = rrYrd (2.35) 
2 -1 
= 2:.. (H*HT + ~1 ) P H* Pt Pt NT t (2.36) 
2 -1 
= (H*HT +~1 ) H* Pt NT (2.37) 
Therefore, the optimum MMSE weight matrix is obtained by 
(2.38) 
(2.39) 
As the MMSE algorithm takes the thermal noise into consideration, it improves the signal 
power of the desired component in order to improve the SNR performance of the system. 
r------------------------------1 r-----------~ 
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Figure 2-7 SIC architecture model 
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This nonlinear algorithm is very popular due its usage of SIC (Successive Interference 
Cancellation) depicted in the Figure 2-7. One of the above described algorithms (ZF or MMSE) 
is useful in detecting the strongest component in the received signal that will be used for 
interference cancellation. VBLAST uses the strongest signal detected at the receiving end and 
subtract it from the received signal. It then proceeds to the detection of the second most 
powerful signal, since it has already cleared the first and so forth. The final vector is provided 
after aIl interferences added in the channel are cancelled. 
SIC-ZF 
This section gives an initial description of the SIC algorithm when it is combined with the 
ZF method. This combination is known as VBLAST architecture. Using Ci' as an indicator for 
the i th iteration, we can work on the following equations. 
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(i) 
Wzf,k = WZf,k (2.40) 
y(i) = y (2.41) 
(2.42) 
Symbols in the first stage, or those with (i=l), are given as follows: 
(1) 
Wzf,k = WZf,k (2.43) 
y (l) = y (2.44) 
(2.45) 
By assuming that WZf,k has the smallest normalized vector, we estimate the vector Xkl ) with 
the help of ZF spatial filter Xkl ) for the kth substream of the output. This estimated vector is 
cancelled from the signal vector y (l) by using its corresponding channel vector hk . 
(2.46) 
Using this method for aIl the corresponding vectors in the channel matrix, we arrive at the 
following conclusions. 
H (l ) = Ihl ... hk-lhkhk+l ... hNtl 
Nt colum vectors 
H(2) = Ihl ... hk-lhk + l .. , hNtl 
Nt-l colum vectors 
(2.47) 
(2.48) 
The above process converts the size of the channel matrix to Nr x Nt - 1. The MP pseudo 
inverse matrix of H(2) is calculated to findout the normalized minimum weight vector w eZ) zf,l 
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which is used to estimate the !th substream of the signal. By using the minimum vector, we can 
cancel hl and X~2) from H(2)and y(2) respectively, which gives us the following equations. 
H(2) = Jhl ... hl - 1hl h l +1 ... hNt-l1 
Nt-1 colum vectors 
H(3) = Ih1 ... h l - 1 h l+1'" hNt- 11 




This procedure is iterated Nt times in order to find the complete estimate of the received 
signal. The spatial diversity is increased as we progress through the detection stages; hereby 
SIC-ZF gives better performance than the traditional ZF algorithm. 
2.2.5.5 SIC-MMSE 
The performance of SIC could be further improved when MMSE is used instead of ZF 
because the former algorithm maximizes the output SNR (Signal to Noise Ratio). When SIC 
uses MMSE for substream separation, it is called SIC-MMSE. Although the process is similar 
to that of SIC-ZF, it differs when the substream quality is evaluated. the SIC-MMSE gives 
better spatial diversity than the SIC-ZF for an equal number of antennas. 
In Figure 2-8 the performance of each MIMO detection algorithm is simulated for 2-
transmit and 2- receive antennas using BPSK modulation. Although the ML is the most 
complex than any other algorithms, it has the best performance; the results also show that 
nonlinear SIC algorithms with either ZF or MMSE gives better performance than linear 
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Figure 2-8 Performance comparison for MIMO detection algorithms (2 Tx, 2Rx and 
BPSK modulation) 
2.3 MIMO-OFDM coding techniques 
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The performance and capacity of a communication system depends on the structure of the 
transmission side as much as it depends on the channel condition. The complexity of the 
transmitter as well as the receiver depends on the transmitted signal design. This particular fact 
has guided the direction of various researches into the design of suitable MIMO co ding 
techniques. These schemes of coding can be divided into two broad categories: Space Time 
Coding (STC) and Space Division Multiplexing (SDM). The advantage of STC lies in its ability 
to increase the robustness of the system, while SDM increases the maximum data rate attainable 
by the system. STC improves the robustness by using different antennas to transmit the coded 
symbols over different sub-carriers, while SDM uses a single sub-carrier to transmit 
independent data streams over different branches. These approaches can be combined in order 
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to obtain various types of transmission schemes and give a number of options for the systems 
designer to choose from. The choice depends on various pararneters such as bit-error-rate of the 
channel, sensitivity to channel/interference, computational complexity/simplicity and overall 
performance of the system. The classification of MIMO-OFDM systems using various 
algorithms based on the above schemes could be summarized as follow. 
Open-Ioop versus closed-Ioop techniques: 
In open loop transmission schemes the wireless communication systems assume no 
knowledge of the channel response at the transmitter. On the other hand, the closed loop 
systems provide the channel information back to the transmitter side by using sorne kind of 
feedback mechanism. The information provided via feedback is used to select proper structure 
of the transmitted signal, i.e. the transmitted power per antenna, coding rate, type of space-time 
mapping, and/or constellation size. 
Transmit diversity versus spatial multiplexing algorithms: 
In a richly scattered environment, transmit diversity plays an important role to maintain the 
robustness of the wireless communication system. Transmission schemes that exploit MIMO 
diversity use spatial dimensions to add more redundancy, thus keep the data rate equivalent to 
SISO system in order to increase the BER performance. Space-Time Coding is the principal of 
generating redundancy by coding across time and spatial dimensions. On the other hand, Space 
Division Multiplexing (SDM) is employed if the algorithm uses different antennas to transmit 
multiple data symbols over the channel. SDM scheme is used if high data rates are the main 
objective of the system. These schemes are not mutually exclusive in nature, and therefore are 
used in different combinations to produce hybrid schemes that combine transmit diversity and 
spatial multiplexing and partly benefit from both robustness and data rate enhancement. 
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Theoretical analysis for the trade-off between diversity gain and Spatial Multiplexing gain was 
carried out in [38], and an example was given in [15]. 
Joint Coding (JC) versus Per-Antenna Coding (P AC): 
In MIMO system Joint Coding or vertical coding [39] refer to the transmission scheme 
where the bit stream is encoded first and then separated into different sub-streams of which each 
is modulated and mapped onto the corresponding transmit antenna. On the other hand, in Per-
Antenna coding (or vertical coding) the bit stream is first divided into different sub streams, 
which are coded with separate codes and then modulated for transmission from the transmission 
antennas [40] . The first method uses the time and space dimensions to produce redundancy and 
improve the performance of the signal, while the P AC simplifies the receiver architecture due to 
the separate encoding provided for the spatial and time dimensions. 
The combination of the above transmission approaches result in many possible transmission 
schemes, which cater for aU the needs of communication systems. Various parameters like 
capacity performance, bit error-rate performance, computational complexity/simplicity and 
output SNR vary from one scheme to another resulting in a wide range of trade-offs that need to 
be considered. An overview of sorne standard MIMO transmission techniques is given in the 
next subsections. 
2.3.1 Space-Time codee! MIMO-OFDM 
The Space-Time coding techniques use the space and time dimensions to code the message 
data symbols. The resulted transmission scheme exploits the spectral efficiency of the MIMO 
system by adding more redundancy in order to improve robustness. In order to code the signal 
over space and time dimensions without compromising its efficiency, the criteria defined in [52] 
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could be used. The algorithm defines the upper bound analysis on the prur-wIse error 
. 
probability. Considering two code words C and E, the following quantities should be 
maximized 
Diversity order, which is the measure of the exponential decrease of error-rate, with 
respect to the SNR (in a linear scale). For channels with independent fading, the 
diversity order is quantified as r N,., with r representing the least rank possible for the 
codeword difference matrix C - E. Thus, to maximise the diversity order, r must be 
maximised. Therefore, this criterion is called the rank criterion. 
The SNR gain with respect to uncoded scheme with similar diversity order is known as 
coding gain. This can be calculated by the minimum product of the nonzero eigenvalues 
of (C - E)(C - E)H over aIl possible pairs of codewords. The product of eigenvalues 
, ' 
produces the determinant of the matrix, hence naming this criterion as determinant 
criterion. 
These criteria are difficult to relate to traditional code designs [42]. Recently, however, it 
has been shown that under certain properties the traditional code design criterion of maximising 
the minimum Euclidean distance (IIC - EII) between any pair of code words is more appropriate 
[43][44]. 
The rank criterion, the determinant criterion, and, later, the Euclidean distance criterion, 
have stimulated various design activities, which have resulted in different space-time codes, 
among these codes, Space-Time Block Codes (STBCs) are considered the most widely used in 
today's wireless technology. 
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Spa ce-Time B10ck Codes (STBC) 
In [14] Alamouti presents a remarkably simple scheme to achieve transmit diversity, for an 
array oftwo elements, without any loss ofbandwidth. The scheme transmits two symbols over 
two rime periods. In the simplest case, the receiver has only a single element, though extensions 
are possible to receivers of multiple elements as weil. 
The 2 x 1 MIMO system shown in Figure 2-9, denotes two symbols to be Si and S2. In the 
first symbol interval, transmit Si from the antenna #1 and S2 from the antenna #2. In the next 
symbol interval, transmit (-si) from antenna #1 and (si)) from antenna #2 where the 
superscript * represents conjugation. 
RX1 
T 
Figure 2-9 Alamouti STBC 2 Tx and 1 Rx 
The channel from the two antennas to the receiver is assumed constant over both intervals 
(2Ts) . The two transmit antennas have a total energy budget of E s, each symbol is transmitted 
with half the energy. Overall, the received signal over the two symbol intervals (Yi and yz) can 
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-hi S2 + V2 ~ y = H S2 + V (2.61) 





Note that the equations for Yl and Y2 include the squares of the two channel magnitudes, i.e., 
the received signal incorporates order-2 diversity. In addition, two symbols are transmitted over 
two symbol intervals and no bandwidth is wasted. This is the beauty of Alamouti's scheme. 
With a remarkably simple arrangement of transmitted and received data coupled with purely 
linear processing, order-2 diversity is achieved without any loss in bandwidth. The only 
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Figure 2-10 Alamouti STBC 2 Tx and 2 Rx 
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Now let us consider the 2 x 2 MIMO system shown in Figure 2-10 
The received signal in the frrst time slot is, 
[yi] = [hll y} h21 (2.65) 
.Assuming that the channel remains constant for the second time slot, the received signal is then 
(2.66) 
where 
[~n are the received information at time slot 1 on receive antenna 1, 2 respective1y, 
[~U are the received information at time slot 2 on receive antenna 1, 2 respective1y, 
hij is the channel from ith receive antenna to /h transmit antenna, 
S1 , S2 are the transmitted symbo1s, 
[~U is the noise at time slot 1 on receive antenna 1, 2 respective1y and 
[~~] is the noise at time slot 2 on receive antenna 1, 2 respective1y. 
Combining the equations at time slot 1 and 2, 
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(2.67) 
To solve for [~~] , we know that we need to find the inverse of H. 
We know, for a general m x n matrix, the pseudo inverse is defined as, 
(2.68) 
The term, 
Since this is a diagonal matrix, the inverse is just the inverse of the diagonal elements, i.e 
(2.70) 
The estimate of the transmitted symbol is, 
(2.71) 
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As the code matrix is orthogonal, simple single-symbols detection could be applied on 
Alamouti code due to the inherited fast de co ding ML property. Using the theory of orthogonal 
designs, Alamouti STBC was extended to more than two antennas, however, in this case the 
maximum data rate is % and no extra coding gain is achieved. This limitation is due to the fact 
that STBC was initiaIly designed for channels exhibiting flat fading rather than frequency 
selective fading where the large delay spread cannot be tolerated by STBC [45]. This problem is 
solved in [26],[53], where the proposed design was able to achieve the multipath as weIl as 
space diversity in a single MIMO-OFDM system. The Space-Time codeword is copied over 
other sub-channels. Although this impacts the rate of the system, the orthogonality of the matrix 
aIlows the single-symbol to be decoded. This set up can exploit the multi-path diversity of the 
system by repeatedly transmitting it over various sub-channels. The theoretical representation of 
a Quasi-Orthogonal STBC (QO-STBC) is introduced on basis of an array processing technique 
in [46]. This technique uses the null spaces of split-up channel matrices to decompose the 
received QO-STBC OFDM symbol array. By using a parallel decoder, the system can harness 
. the full diversity of the frequency selective channels. However, the complexity of this scheme is 
fairly high. 
2.3.2 Space Division Multiplexing (SDM) 
Instead of space-time coding, which utilizes the space dimension by using redundancy to 
enhance the robustness of the system, the data rate can be increased by using multiple antennas. 
This can be implemented by using a single carrier frequency to transmit multiple data streams 
over different antennas. Even though these parallel data streams are mixed up in the air, 
multiple antennas at Rx. end can be used to successfully recover all the transmitted data by using 
suitable algorithms. This teèhnique of using several antennas is called Space Division 
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Multiplexing (SDM). While this method provides the best possible data rates, the mam 
disadvantage is that no redundancy is added and, thus, it might suffer from poor link reliability. 
To overcome this problem additional channel coding can be introduced. This, however, reduces 
its data rate advantage. 
The low level of complexity on the receiving end of the system adds to the advantages of 
SDM in addition to its high data rates. This is especially helpful when the system uses a huge 
number of transmit antennas. The complexity of Space-time receiver is due to the fact that they 
require joint detection of space and time dimensions simultaneously from the received signal. 
The SDM removes such complications by separating the space and time dimensions of the 
transmitting signal. However, this leads to lack of redundancy of signal, ending in low 
performance of the system. One method of overcoming this deficit is shown in [47][48][49] 
which shows that system must be designed to alternate the usage of Space coding as inner code 
and Time coding as the outer one. This kind of coding is denoted as JC (Joint Coding) or PAC 
(Per-Antenna Coding). In the concept ofPAC, the TX antennas can be either co-Iocated or not. 
The latter option can be seen as a multiple access scheme and is generally called Space Division 
Multiple Access (SDMA). From a reception point of view, the two options are not very 
different and the detection at the receiver can be performed by multi-user detectors operating in 
the spatial domain. One of the main contributions of [15] was to recognize that, because each 
transmit-antenna encounters a different propagation channel, PAC incurs a capacity penalty. 
Hence, a °diagonally layered architecture was proposed (Diagonal Bell-Labs Layered Space-
Time (D-BLAST)) in which successive symbols of a given encoded data stream are sent on a 
different TX antenna, by cyclically selecting another TX antenna per symbol period. In this 
way, each data stream is exposed to the distinct propagation channels within the MIMO 
42 
channel. In fact, this eliminates the capacity penalty compared to cases in which no cycling is 
used [50]. 
While the D-Blast covers the deficit of capacity, it cannot prevent an increase in the 
complexity of receiver end in the communication system. If this cyclic mapping system is not 
used, the complexity of the receiver instantly decreases. This brings us back to the original 
problem of drop in channel capacity. As the receivers in the PAC model can operate in the 
spatial domain, it can switch between linear and non-linear forms ofprocessing. MMSE and ZF 
are examples ofSDM algorithms with linear processing while V-BLAST and ML are non-linear 
ones. 
2.3.3 Space-Frequency Black Cading MlMO-OFDM 
The strategy ofusing multidimensional coding across different antennas (space) and OFDM 
sub-channels (frequency) is called Space Frequency Block Coding (SFPC) [23]. Thîs coding 
can be easily realized by using two antennas to spread the Alamouti code over two sub-channels 
inside a single OFDM block. Although this approach is useful in achieving space diversity gain, 
the maximum diversity gain cannot be accomplished for frequency selective MIMO channel 
which is denoted by NtNrL, where Nt is number of Tx antennas, NI' is the number of Rx antennas 
and L is the number of the channel paths. The work in [24] was derived to achieve the full 
diversity in MIMO multi-path fading channels using SFBC coding. The DFT matrix is used as a 
multiplying factor to modulate the input stream in order to achieve the full diversity [21]. The 
codes generated using this principle have full diversity but experience a huge loss in bandwidth 
efficiency. The upper limit of symbol rate is set at lI(NtL). The scheme in [25] was proposed to 
address this deficiency. The design changes enabled the SFBC to attain full diversity by 
duplicating the rows of ST matrix on different sub-channels inside the same OFDM block. The 
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repetition of codes on L different sub-channels increases the data rate of the SFBC codes 
beyond the value in [21]. These proposed changes cannot increase the rate beyond IlL. The 
recent proposaI for achieving full diversity SFBC at a rate of (rate-l) was described as a part of 
J29] which was designed for any number of transmitting antennas with arbitrary values in power 
de1ays. Consider the information denoted by vector S is coded with a rotation matrix, resulting 
in a coded vector X (X = @ 8). This vector X is now spread across different antennas and 
OFDM sub-channels before transmission. This splitting allows the code to achieve the desired 
rate of 1. The design of rotation matrix @ is done with an eye on the signal space diversity it 
can produce when rotated with the signal constellation [51]. This design change allows a multi-
path diversity gain of 2. The latest advancements given in [28] regarding the high rate SFBC, 
allow the system to achieve any rate as weIl as the full diversity of MIMO-OFDM system for 
any number of antennas used for transmission. The slight drawback of using a zero padding 
matrix when N is a rational multiple of N rI does not -ensure a steady transmission rate of NI. In 
[52] a universal design is proposed, which shows SFBC as a special case of STF co ding which 
can ensure a steady rate at Nt as well as the full diversity for an arbitrary number of antennas 
and power delay profiles. The construction, which is based on design of T AST (threaded 
algebraic space-time) code [53], modulates the input signal with algebraic component codes. 
This modulated signal is divided into threads based on the component codes and modulated 
again over space and frequency. This method contributes to an increase in the complexity on the 
decoding end of transmission. It can be reduced by using Sphere decoding [54], which is a 
slightly modified version of ML decoding. 
Multiple user space-frequency coding 
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Gfutner and Bolcskei conducted a number of recent researches in the direction of increasing 
the multi-user data rate on MIMO-OFDM systems [27]. The results indic~ted a necessity of 
using joint code designs for achieving high rates with multiple user facility. If they are not use d, 
one should depend on the traditional ST/SF codes for a single user to obtain the best possible 
results. Extensive studies have indicated that the point to point MIMO communication systems 
use the joint code design across all the transmission antennas. However, the co-ordination of 
transmission between individual users becomes a sticking point in implementation of multiple 
access systems. The work in [27] describes a specific case of using a 2 user MAC (Multiple 
Access Channel), which is designed by using a modified version of Alamouti matrix i.e. a 
column was rotated and swapped in the matrix. The minimization of error rate in SFC is done 
by allowing the users to specify their own codebooks, which allows them to have multiple 
transmissions at the same time. However, it must be noted that the above study had used only 2 
users in its scenario where as in real time we have a much higher number of users using the 
system at the same rime. Recent results in this field of research indicate that the diversity gain of 
any multi-user MIMO-OFDM cannot be maximized beyond the gain attained by a single 
MIMO-OFDM, if each user gets its own codebook. The multi-user SF code can be used to 
increase the efficiency of the communications system by minimizing the multi-user interference 
in the channel. The study in [55] aims to table a proposaI to investigate a systematic design to 
use multi-user SF codes, which helps in implementing a system based on MIMO Frequency 
Selective Fading MAC. The structured code is rotated twice, once using a constellation rotation 
followed by a phase rotation (the phase value is unique). The usage of constellation rotation 
guarantees the complete signaIs space diversity for each unique user, while the muIti-user 
interference is minimized by employing the phase rotation to the mix. The data rate of every 
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user in the OFDM system is increased by allocating the coded symbols to all subcarriers. This 
step is done only after each user employs a unique SF coding. The high data rates and the 
targeted diversity gain of NtML can be achieved by each and every user in the system by using 
the proposaI for multi-users discussed above. This result can be reached by assuming perfect 
knowledge of CSI at the receiver and the usage of high complexity detection algorithm at the 
receiver such as ML. 
2.4 Conclusion 
The combination of OFDM with MIMO is very important technique that has been 
considered as the preferred air-interface technique for CUITent and future wireless 
communication standards. OFDM provides efficient spectrum utilization and simplified 
implementation using fast Fourier transform. Additionally, it reduces the equalization 
techniques at the receiver by converting the wide-band frequency selective channel into a set of 
narrow band flat fading channel. On the other hand, MIMO is used to mitigate the signal fading 
due to multiple path transmission by coherently combining the wireless signaIs at the receiver in 
order to increases the receive signal-to-noise ratio (SNR). 
This chapter provided a detailed background for MIMO-OFDM systems, in which the 
system and mathematical models were introduced. MIMO detection algorithms were also 
described along with simulation comparison. It has been showed that ML detection provides the 
best performance. However, it has the highest implementation complexity. On the other hand, 
nonlinear SIC algorithms showed better performance than linear algorithms such as ZF and 
MMSE. 
46 
Finally, MIMO-OFDM coding schemes were divided into two main categories. Diversity 
schemes such as STBC and SFBC are employed to combat fading transmission where the 
transmitted signal is coded over multiple independent fading paths in space, time, and 
frequency. On the other hand, spatial multiplexing schemes such as V-BLAST are used to 
transmit distinct data signaIs from different antennas to provide a linear increase in the capacity 
or data rate. Recently, multiple access transmission scheme for MIMO-OFDM is obtained by 
combining STBC and SFBC. However, its system and decoding complexity is a major obstacle 
and require further innovative solutions. In the next chapter, a novel STFBC transmission 
scheme is proposed in order to support multiple access and alleviate the complexity problem. 
Chapitre 3 - MIMO-OFDM with parity bit selected and 
permutation spreading 
The idea of employing a linear transform to spread energy of transmitted symbols over 
OFDM subcarriers in order to obtain diversity advantage was first proposed in [56]. It was 
further developed in [57] by splitting the full set of subcarriers into smaller blocks and 
spreading the data symbols across these blocks via short block spreading matrices. By mapping 
the symbols on other sub-channels, it can exploit the multiple path diversity. However, the 
system complexity is a major obstacle and the decoding complexity problem has to be tackled. 
For example, when the spreading block size Mis not too large, maximum likelihood (ML) 
method can be used for detection. When M is large, the complexity of ML detection grows 
exponentially with M. To reduce complexity, sorne suboptirnal ML detection methods such as 
sphere decoding are used. 
In addition to that, most of the existing ST/SF codes are designed for single user systems 
only, for multiple access channels (MAC), the single-user ST/SF codes are always applied to 
each user independently, which results a reduced transmission rate. 
In this chapter, a new transmission scheme based on Space Time Frequency (STF) coded 
MIMO-OFDM family combined with parity bit selected and permutation block spreading 
methods is proposed. In this scheme, the data symbol to be transmitted across each antenna is 
spreaded by a spreading code; the choice of this code is determined by the parity bits of the 
transmitted message vector across the multiple antennas. At the receiver side, the data detection 
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relies on correlators matched to the different spreading codes used by the transmirter, once the 
spreading code is identified in the first stage, the probability of error in determining the correct 
block of information bits is very low. In other words the probability of error is dominated by the 
errors caused by incorrect spreading sequence determination. This technique was originally 
proposed in [58] and was recently adapted for MIMO-CDMA in the presence of frequency 
selective fading channel [59]. A novel approach is developed here to effectively combine parity 
. bit selected and permutation . block spreading techniques with MIMO-OFDM to obtain 
irnproved bit error rate performance in the existence of frequency selective fading channel and 
greatly lower system complexity. In addition, the system allows flexible data rates and efficient 
user multiplexing which are required for next generation wireless communications systems. In 
MIMO-OFDMA, users are separated in different frequency bands (sub-channels), and each user 
is coded separately using STBC or SFBC, leading to data rate reduction for each user when the 
number ofusers is increâsing. The proposed new scheme enables multiple access by joint code 
design across multiple antennas, OFDM frames, subcarriers, and users . It will benefit from the 
combined space, time, and frequency diversity and allow users to share subcarriers with a 
manageable level of multi-user interference. Bence, berter spectrum efficiency is achieved while 
improving bit error rate performance with respect to signal-to-interference rate. 
3.1 MIMO-OFDM with parity bit selected and permutation spreading 
Let us consider the K user MIMO-OFDM downlink, employing Binary P~ase Shift Keying 
(BPSK) modulation. Figure 3-1 shows the proposed MIMO-OFDM system. The data of each 
user is spatially separated into M transmitting antennas. The substream to be transmirted on 
antenna i on time interval n is spread by a spreading code vector c k~). The spreading code 
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Figure 3-1 4X4 MIMO-OFDM transmitter with Parity Bit Selected Spreading 
(n ) _ ( (n)() (n)() (n) )T C k ,i - ck,i 1 Ck,i 2 ................... Ck,i (Ne) (3.1) 
Where Ne is the spreading factor and the superscript T represents the transpose operator, 
Ne = Ts ITe is an integer number where Ts is the symbol period and Te is the chip period. The 
spreading code vector is selected from a set of N spreading vectors {Ck,l' Ck,2'"'' Ck,N.} ECk . 
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The wireless media is considered to be a discrete-time baseband channel model with chip-
spaced channel taps. We assume block fading chip-spaced channels perfectly known by the 
receiver. Thus, assuming the same channel order L for aIl single input single output (SISO) 
channels, the sampled channel response from the transmit antenna i to the receive antenna j of 
user k is given by the L x 1 vector: 
(3 .2) 
For T OFDM frames, we denote the transmitted symbols after spreading from aIl 
transmitting antennas for user k as 
(3 .3) 
Where 
is the ktn user spreaded symbol s for antenna i in OFDM frame u with spreading vector Ci,k , 
by considering one OFDM frame with Nf sub-carriers, X could be written as 
(3.4) 
The symbols in each row of X are then OFDM modulated with cyclic prefix (CP) insertion, 
and transmitted from the respective antenna. 
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Code selection in parity bit selected case: 
For each data block of Nt symbollength, the set M of aU possible message vectors has 2 N , 
different elements. Each data block (prior to IFFT processing block) is input to a systematic 
linear encoder which produces a set of parity bits P = [Pv P2, ... , PkF, where K = log2(N). The 
set of message vectors that produce the aIl 0 parity vector is denoted by Ml ' This set is closed 
under modulo-2 addition. The set of message vectors that produces parity vector Pi is denoted 
Mi. For example, for 4 transmitting antennas, the set M has 16 elements. Choosing N = 8 we 
can partition M into 8 different cosets. We choose the coset leader to have the greatest possible 
minimum Harnming distance, therefore: Ml = {OOOO,llll} M2 = {OOOl,1110} .... , Ms = 
{Olll,1000}. For each bit in the code word to be transmitted, we use the same code. Hence: 
Cl = C2 = .... CNt = Cm· 
Code selection in permutation case: 
Unlike the previous technique, in permutation spreading each transmitting antenna IS 
allocated different spreading code. By determining which coset the message cornes from, a 
unique permutation of the spreading codes are used to spread the message symbols. Each 
permutation employs Nt of the N spreading waveforms, to minimize the number of spreading 
codes that each permutation has in common, the design of different spreading permutations is 
based on t-designs which are used in permutation modulation schemes. Table 3-1 lists the 
spreading permutations when 4 transmitting antennas are used. 
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Table 3-1 Spreading permutations for MIMO-OFDM with 4 antennas 
Coset Message Cl C2 C3 C4 
vectors 
0000 




C8 Cl C4 C5 
0010 
M3 C2 C4 C3 C8 
1101 
0011 
M4 C5 C2 C6 C3 
1100 
0100 
Ms C6 Cl Cl C4 
1011 
0101 
M6 C3 C6 C8 Cl 
1010 
0110 





C4 C5 Cl C2 
Time-Frequency mapping 
Figure 3-2 shows the time and frequency mapping for the data symbols before IFFT 
modulation, here the Time-Frequency.mapping is described for one user at a particular transmit 
antenna. Without loss of generality aU users will use the same mapping method at each antenna. 
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Let's consider the mapping for the first row of the matrix X in (3.3), and aiso consider a number 
of OFDM frames equai to the Iength of the spreading code Nc , assume X~l occupies OFDM 
frame 1 at subcarrier Cl , x2Cz occupies OFDM frame 2 at subcarrier C2,"" and x~:c occupies 
OFDM frame Nc at subcarrier CNc' The next transmitted symboi X~l +1 occupies OFDM frame 1 
at subcarriercl + 1, X?+l occupies OFDM symboi 2 at subcarrier C2 + 1, .. . , and x~:c+1 
occupies OFDM frame Nc at subcarrier CNc + 1. The process is repeated untii aU symbols are 
mapped in Nc OFDM frames . 
OFDM Frame 11 '--x--,-I ----,--I· ._ .. . _ .. _ ... _ ... _ ... _ ... _ ... _ ... _ .. _ ... _ ... _ ... _ ... _ ... _ ... _ .. --,-1----,1 
OFDM Frame 2 L--I ....l-I ·_·· _ . '----1' ·I,--x ...l-I· ._ .. _ ... _ ... _ ... _ .. . _ ... _ ... _ ... _ ... _ ... _ ... ---,-' l---ll 
OFDM Frame Nc 1 1· ···· ·· ···· .. ·· ·· ············ .. ···· ···1;< 1· ··· ·····1 1 
Figure 3-2 Time-Frequency mapping 
The above mapping of the subcarriers is based on the analysis introduced in [60]. Here the 
OFDM transmitted data for frame 1 is F = [XC I , x Cz , •••. , XCNc F where FT c IFFT matrix with 
size Nf ' Fis a wide matrix NcxNf where the rows are picked from an IFFT matrix and complex 
transposed (Hermitian), those rows are picked as Nf/Nc in order to guarantee the orthogonality 
among the rows and columns to achieve independent fading for each signal and hence 
maximizing frequency diversity. 
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At the receiver, since we are interested in single user detection, the received signal at 
antennaj can be written as: 
(n) _ ",Nt (n) (n) 
Yj - ""i=l X k,i hi,j,k + Vj (3.5) 
where X~~) is the transmitted data by antenna i of user k at instant n , vY) encompasses the 
complex Gaussian noise with variance uJ . 
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Figure 3-3 MIMO-OFDM receiver for parity bit selected and permutation spreading for 
Nr=4 
Ihe received signal shown in Figure 3-3 will be flIst sent to the reverse OFDM frame 
(cyclic prefix removal and FFI), then in the presence of full channel knowledge, the spreaded 
data X are estimated by linear detection algorithm such as Zero Forcing or MMSE. In the first 
case X is given by 
(3 .6) 
Where H is an NtNrL channel matrix for each OFDM sub-channel c and the superscript + 
denotes the Moore-Penrose (MP) pseudo inverse where 
(3 .7) 
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In case ofMMSE X is given by 
(3.8) 
Where W is the mean square error matrix defined in equation (2.39). 
For each transmit antenna, we apply a correlator matched to the signature used by the 
transmitting antenna. The output of the correlator matched to the transmit antenna i of user k 
using the received signal at receiving antennaj for Nfsub-channels is 
(3 .9) 
Where 
ll(k=l:Nt) is the output of the matched filter 
CT is the transpose of codes matrix 
The index of the highest power in Il will determine the original used code at the receiver, 
after determining the coding sequence; the receiver can make use of the fact that each block of 
information symbols across the multiple antennas is carried by a specific coding sequence. 
Once the code is identified in the fust stage, the maximum likelihood is used to detect the 
original data; hence the probability of error in determining the correct block of information 
symbols is very low. In other words the probability of error is dominated by the errors caused 
by incorrect coding sequence determination. 
In the above transmission scheme, we have introduced three diversity sources to the system, 
the first one is frequency diversity introduced by the block spreading, the second one is the time 
diversity obtained by mapping the spreaded data over different OFDM frame, and finally the 
spatial diversity introduced by the MIMO configuration, this combination improves further the 
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performance of the whole system as we will see in the simulation result. On the other hand, this 
spreading improves MIMO detection since the inherited code within the received MIMO vector 
will be used to identify the original transmitted message. 
3.2 Simulation set-up 
From practical implementation aspects, sorne simulation issues may need to be considered 
and appropriate simulation parameters should be accordingly defined. This section discusses 
sorne of the crucial simulation issues according to the proposed system design. Then the 
parameters used for the simulations are given in detai1. 
3.2.1 Power requirements 
If the system is radiation power limited, we assume that the total transmit power from the 
multiple antennas for the proposed MIMO-OFDM system is the same as the transmit power 
from the single transmit antenna for the conventional OFDM system with and without 
spreading. In order to address tbis assumption, we normalize the power of signaIs transmitted 
from each antenna of the proposed system. Although the reduction of the signal power for each 
transmit antenna incurs a penalty in the BER performance, it provides a fair environment for 
comparison with known single antenna systems. Moreover, the reduction of the power in each 
transmit chain leads to cheaper, smaller, or less linear power amplifiers in practice. It is often 
less expensive to employ lower power amplifiers rather than asingle full power amplifier. 
3.2.2 Channel conditions 
In practice, the primary requirement for diversity improvement is that the signaIs 
transmitted from the different antennas be sufficiently uncorrelated and that they have aImost 
equal average power. For this purpose, we assume that the amplitudes of fading from each 
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transmit antenna to each receive antenna are mutually uncorrelated and the average signal 
powers from each transmit antenna to each receive antenna are normalized to be the same. 
Consider the proposed system using two transmit antennas and two receive antenna, we use the 
tapped delay line model to create four frequency selective multiple path channels and the 
multiple path diversity order for each channel is assumed to be Lp. In order to obtain the full 
diversity in practice, the antennas should be sufficiently separated and therefore each channel 
for a specifie link can be considered to be independent. MIMO brings diversity gain to systems 
in practice due to the advantage of multiple path channels. In our simulation work, however, the 
diversity gain generated by channels is unified among different systems in order to make 
performance comparisons under the norrnalized SNR. Therefore, the channel normalization is 
required. The coefficients for each channel of the two transmit antennas and two receive antenna 
system are modeled as complex Gaussian random variables with zero-mean and variance 1/4Lp. 
3.2.3 Parame/ers for simula/ions 
An important issue about the simulation parameters is how to select a proper spreading code 
size for spreading. Intuitively, the larger the spreading code size is, the better the system 
performance will be. However, a larger spreading code size also implies higher implementation 
complexity and lower system performance. On the other hand, if the spreading code size is too 
small, the available diversity provided by the multiple path channels cannot be fully exploited. 
Therefore, deterrnining a proper spreading code size according to the available multiple path 
diversity order is of significance to the proposed spreaded MIMO-OFDM scheme. In order to 
make a comparison between different symbol group sizes, we use Ne= 8 or Ne = 16 to be the size 
of spreading code, respectively. For MIMO configuration two or four antennas are applied at the 
transmitter and at the receiver; either two or four antennas are used respectively to achieve 
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different diversity orders. We use the BPSK modulation as the signal constellation where 
information bits are mapped to modulated symbols. The parameters used for the simulations are 
given in Table 3-2. 
Table 3-2 Simulation parameters 
Parameter Value 
IFFT frame length 256 
Cyclic Prefix length 64 
Antenna configuration Nt x Nr 2 x 2 and 4 x 4 
Modulation BPSK 
Number of simulation mns 10000 
Spreading Code Length 8 or 16 
3.3 Numerical simulation results 
In this section, numerical simulation results are provided. First, a BER performance 
comparison between the conventional STBC MIMO-OFDM system, and the propos~d MIMO-
OFDM with parity bit selected or permutation spreading system is presented for 2X2 antenna 
configurations, where the benefits provided by spreading can be easily recognized. Then, we 
increase the antenna configuration to 4X4 case for the proposed system and consequently the 
related performance comparison is shown. It demonstrates that the system performance can be 
further improved by increasing the number of antennas. Next, BER performance for systems 
with a larger spreading code size is shown to demonstrate that a further performance 
improvement can be obtained by increasing the spreading code size for the proposed scheme. 
After that, we present the performance comparison between the systems using different linear . 
equalizations. According to our previous analysis, the MMSE equalization always achieves 
better performance than the ZF equalization. Finally, a comparison between the proposed 
MIMO-OFDM scheme and the conventional STBC MIMO-OFDM is presented for multi-user 
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access. The simulation results proves that the proposed scheme is achieving better BER 
performance as the separation between users is improved due to the increased diversity of the 
proposed system. 
Simulation results for theproposed system 
Figure 3-4 shows the BER performance comparison between the conventional STBC 
MIMO-OFDM system and the proposed MIMO-OFDM system with both parity bit selected and 
permutation spreading approach. In this case, the spreading code size is M = 8 with two transmit 
antennas and two receive antennas are used for MIMO transmission. 
As we can see from Figure 3-4, both MIMO-OFDM systems with parity bit selected and 
permutation spreading provides improved BER performance over the conventional STBC 
MIMO-OFDM system. For example, the proposed MIMO-OFDM system provides 5dB SNR 
gain in case ofparity bit selected spreading and 7dB SNR gain in case of permutation spreading 
over the conventional STBC MIMO-OFDM system at ·BER= 10-3. This is because the new 
scheme greatly mitigates the effect of frequency selective fading channels by spreading data 
symbols across all subcarriers for each user. We can also observe that permutation spreading is 
achieving better results than parity bit selected due to the fact that using different spreading 
codes for each antenna in the fIfst case greatly reduces the correlation among symbols sent by 
each antenna while in the second case we used the same spreading code. This anticipated 
performance improvement is approved by the simulation result. As illustrated, a 2.5dB SNR 
gain is achieved by the permutation spreading system at BER= 10-3, compared with the parity 
bit selected spreading system. 
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Figure 3-4 BER performance for 2X2 MIMO-OFDM with parity bit selected spreading, 
permutation spreading, and Almouti STBC 
As we described earlier, increasing the number of antennas at the receiver provides MIMO 
system with a higher order of diversity, therefore achieving a further performance improvement. 
At the same time by increasing the number of antennas at the transmitter side improves the 
multiplexing gain, hence increasing the spectral efficiency. Simulations are carried out to 
demonstrate this anticipated performance improvement. In this case, we use 4X4 antenna 
configurations and maintain other parameters unchanged. Figure 3-5 presents a BER 
performance comparison between conventional STC MIMO-OFDM and the proposed system 
with spreading for both 2X2 and 4X4 configurations. As we can see, the 4X4 system further 
improves system BER performance gain over the 2X2 system as shown in Figure 3-4. 
Therefore, we may conc1ude that increasing the number of receiving antennas can provides a 
61 
higher diversity order and as a result, the system performance can be continually improved. On 
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Figure 3-5 BER performance for MIMO-OFDM schemes with 2X2 and 4X4 
configurations 
Simulation results for a larger spreading factor 
The selection of a proper spreading code size or simply the spreading factor Ne usually is 
based on the number of the multiple path channels presented in the system. If the spreading 
factor is too small, the available diversity provided by the multiple path channels cannot be fully 
exploited. Normally, the larger the spreading factor is, the better the system performance will 
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be. However, a larger spreading factor reduces the spectral efficiency of the system. In our 
simulations, the proper spreading factor is strictly related to the mulitpath diversity order, which 
is defined as Lp. The principle that we use to determine a proper spreading factor for our 
proposed system is that Ne should be equal to or slightly larger than the multiple path diversity 
order Lp. For example, given the multiple path diversity order Lp= 8, the proper spreading factor 
should be 8 or 16. As shown previously, Figure 3-4 and Figure 3-5 and present the simulation 
results, where Ne= 8 is used for the spreading factor. Then, we increase the spreading factor to 
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Figure 3-6 BER performance comparison for MIMO-OFDM with permutation 
spreading, when Nc = 8 and Nc = 16 
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Figure 3-6 presents a BER performance for the proposed system with spreading factor 
Nc=16, compared to Nc=8, in this case, we can see that the performance curves of the proposed 
system have a significant improvement when the spreading factor increases. For example, to 
achieve BER= 10-3, MIMO-OFDM system with Nc= 8 requires 20 dB SNR for parity bit 
selected and 17.5 dB SNR for permutation scheme. On the other hand, for Nc= 16 , the parity bit 
selected scheme requires only 13.5dB SNR, while the permutation scheme requires 10 dB SNR. 
Therefore, the system with a larger spreading factor achieves better BER performance over the 
system with a sm aller spreading factor, the ab ove simulation was set for 2X2 MIMO 
configuration. 
Simulation results for different linear equalizations 
The system performance does not only depend on the proposed system spreading schemes, 
which although are the most important factors, but also relies on the different equalizations used 
for detection process. As we described before, the ML equalization Ïncreases computation 
complexity exponentially, therefore it is not widely used in practice even though it is able to 
theoretically provide the best system performance. In our project, we used linear equalizations, 
which include the MMSE equalization and the ZF equalization. Of the two linear equalization 
techniques, MMSE equalization performs better as it considers the effect of noise in channe1s 
while the ZF equalization assumes no noise is present. Consequently, the MMSE equalization is 
expected to result in better system performance than the ZF equalization. This anticipated 
performance improvement by MMSE equalization over ZF equalization is demonstrated by the 
following simulation result. Figure 3-7 presents a BER performance comparison between 
systems with different linear equalizations. In this case, we apply two linear equalizations, 
MMSE and ZF equalizations, for Alamouti STBC, parity bit selected, and permutation 
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spreading systems respectively. As we can see, for aIl systems the MMSE equalization achieves 
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Figure 3-7 BER performance for MIMO-OFDM schemes with MMSE and ZF 
equalizations 
Simulation results for multi-user 
Figure 3-8 shows the BER performance companson for multi-user MIMO-OFDM with 
parity bit selected and permutation spreading versus the conventional MIMO-OFDMA with 
STBC. The antenna configuration is set to 2X2, and the simulation is carried out for 1, 4 and 8 
users respectively. It is c1ear that the proposed scheme with both spreading techniques has better 
performance in multi-user environment as we were able to maintain maximum achievable 
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diversity due to the signal spread over space, time and frequency. In addition to that, the 
proposed scheme is capable of achieving better spectrum utilization due to the fact that 
subcarriers are shared among us ers and spreading codes are used for user's separation. 
Furthermore, spreading the signal on the three domains provides extra flexibility fi user 
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Figure 3-8 BER comparison for multi-user MIMO-OFDM with parity bit selected and 
permutation spreading Vs MIMO-OFDMA with STBC 
3.4 Conclusion 
In this chapter, a novel open-Ioop transmission scheme for MIMO-OFDMA with parity bit 
selected and permutation spreading is proposed, the transmitted data stream is spread over 
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space, time, and frequency in the presence of frequency-selective channel. Compared with 
conventional MIMO-OFDM with STBC, a significant performance improvement is achieved 
since spreading in the three domains greatly mitigate the effect of frequency selective fading 
channels by providing more diversity at the receiver. Using parity bit selected or a permutation 
technique for selecting the spreading code at the transmitter has greatly reduced the detection at 
the receiver side. This reduction cornes from the fact that, by acquiring the spreading code at the 
receiver, the transmitted data block could be identified. The mathematical model is presented to 
describe the proposed MIMO-OFDMA scheme in detail. The receiver design is also presented 
where channel equalization is applied first, then despreading is performed by using matched 
filter to determine the spreading code and separate the data for each user. 
After introducing the simulation parameters and conditions, the BER performance of the 
proposed system has been evaluated for different antenna configurations, spreading code 
lengths, channel equalizations, and multi-user access methods. Simulation results have showed 
that the new scheme provides better performance as compared to conventional MIMO-OFDM 
with STBC because it is capable of maintaining maximum achievable diversity on the receiver 
side. The FPGA implementation of the proposed scheme will be introduced in the next chapter, 
the implementation process starts by introducing the design methodology and the 
implementation platform. Then the algorithms of the proposed scheme are broken down into 
smaller mathematical functionalities, and then Register Transfer Logic (RTL) approach is used 
to map each function into hardware using either VHDL code or IP cores. Finally, the functional 
validation and synthesis results will be introduced. 
Chapitre 4 - Design & Implementation of MIMO-
OFDMsystem 
In this chapter the implementation details for the proposed MIMO-OFDM system are 
presented for 2x2 antenna configurations, the same design parameters that was introduced in 
Table 3-2 are used here for implementation, i.e. OF DM frame length of 256 in addition to 64 
CP is used. First in section 1 the rapid prototyping design methodology for Floating-Point 
representation is introduced, by which MIMO-OFDM algorithms are taking aIl the way from 
theory to the fmal FPGA implementation. The reason for starting with Floating-Point model is 
two folds. First, Floatirig-Point implementation gives high precision and resolution in 
calculations, which aIlows verifying the functional operation of the implemented design against 
those ofMatlab mode!. Second, data dependencies could be identified using the initial Floating-
Point RTL model, which in tum could be used in the optirnization phase. Next, a real-time 
hardware design platform is proposed in sectioll2; it supports hardware-in-the-Ioop testing for 
MIMO-OFDM algorithms. In this platform, UART module is designed and integrated on the 
same FPGA chip to provide seriaI communication between Matlab and the FPGA board. In 
section 3, the FPGA architecture for the proposed MIMO-OFDM Transceiver is introduced. 
The architecture is divided into smaIler sub-modules and the detailed design for each sub-
module is proposed, then the implementation results such' as hardware resources usage and 
timing analysis is presented and discussed. FinaIly the verification results are introduced in 
section 4. 
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4.1 Design methodology: 
To design and implement MIMO-OFDM transmitting and receiving systems on FPGA, the 
process shown in Figure 4-1 starts by identifying the characteristics of the transmitted signal, 
the status of the transmission channel and the received signal model taking into account the 
anticipated signal impairments. This stage ends by developing a high-Ièvel simulation model for 
the system on Matlab [61] . After completing the Matlab model successfully, the complete 
Matlab design is translated to a hardware design using VHDL code and IP cores, using a RTL 
design approach. Then Maltlab/VHDL co-simulation is carried out to verify that the hardware 
design is performing exactly the required function. This step is associated with perforrning 
several advanced design optimization techniques indu ding design for timing performance, 
pipeline techniques and designing for area optimizations and resource sharing. 
After the RTL design and optimizations, the post place & route simulations are carried out 
to make sure that the optimized design is meeting the design constraints. Finally the onboard 
verification is required to ensure that the hardware design is performing the expected function 
and producing the expected results. 
4.1 Implementation platform 
In this project Xilinx Virtex 5 FPGA was chosen for design prototyping as it provides a 
suitable amount of resources that can be used for implementing various designs induding 
Fixed-point and Floating-point arithmetic operations, pipelined architectures are also possible 
due to the availability of Block RAMs that can be utilized for storing the data during a pipeline 
processing also it can operate under a frequency up to 400 MHz which is above the target 
operating frequency that has been set for this project as 100 MHz. 
r----~ RTL design using VHDl code 
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Figure 4-1 Design methodology flow chart 
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It contains 480 KB distributed RAM, 48 DSP84E slice, and 2160 KB block RAM divided as 
120 of 18 KB RAM or 60 of36 KB RAM. Genesys FPGA development board shown in Figure 
4-2 provided by DIGILENT is used in this project and it contains one chip VIRTEX 5 
XC5VLX50T. 
In order to perform co-simulation with Matlab code, the on board design datapath needs to 
communicate with sources and sinks of the user data. Matlab is used to set the simulation 
parameters such as modulation scheme, algorithm choice, input data, channel condition, and so 
forth; it is also used to start and stop the simulation. Most of the reported design in the literature 
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[62][63] use Simulink as hardware design platfonn, because it provides the designer with a 
library of components which have a hardware equivalent. 
Figure 4-2 Genesys board 
However, Simulink is suitable for systems which are not too complex because it is preferred 
for DSP calculations, not for systems with sophisticated control. MIMO-OFDM system have 
complex control signaIs and l'ts not easy to describe it in Simulink. Furthennore, the timing 
parameters need to be added to the design during the RTL development; clock is supported by 
Simulink by using "z-l" delay blocks. However, in order to model the right number of clock 
cycle delays the process is considered a time consuming and error-prone task. Hence, Simulink 
is not suitable platfonn to develop cycle-true behavior for high complexity systems such as 
MIMO-OFDM base station. 
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For the above reasons, a direct, manual conversion from Matlab code to RTL-VHDL is used 
and the communication between Matlab and FPGA has to be managed directly through the 
Universal Asynchronous Receive and Transmit . (UART). UART allows full-duplex 
communication using seriallink, and it is widely used in the data communications and control 
system. Building the UART function using separate interface chip is a waste of hardware 
resources; hence it's better to integrate the UART function inside the same FPGA [64] . In this 
thesis, UART core functions are implemented using VHDL and integrated into the MIMO-
OFDM FPGA chip to provide compact, stable and reliable data transmission, which effectively 
represent a complete hardware design platform for MIMO-OFDM system. 
4.1.1 UART a/gari/hm 
UAR T module consists of transmitter and receiver modules. The transmitter is built as a 
shift register that accept parallel data and then produce it serially at a specifie rate. The receiver, 
on the other hand, shifts in data bit by bit and then produces it in parallel at the output. Figure 
4-3 shows that the transmitter seriaI output is' l' du ring the idle status. Then a start bit of '0 ' is 
used to indicate the beginning of transmission, then 6, 7, or 8 data bits are sent, followed by an 
optional parity bit. Finally it sends 'l' bit to indicate the stop of data transmission. The parity bit 
is set to '0' when the data bits have an odd number of 1 ' s, if odd parity is used. In case of even 
parity, it is set to '0' if the data bits have an even number of 1 's. 
Stop bit 
Figure 4-3 UAR T seriaI bit structure 
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Figure 4-3 shows a UART transmission system that uses 8 data bits with no parity bit and 1 
stop bit. In this system it could be noted that the data least significant bit is transmitted first. 
Since dock information is not inc1uded through the seriaI line, the transmitter and receiver must 
agree on the communication parameters before transmission starts. These parameters inc1ude 
the baud rate (i.e., number of bits per second), the number of data bits and stop bits, and use of 
the parity bit. The design of the receiving and transmitting subsystems is described in the 
following sections. The design is customized for a UART with a 19,200 baud rate, 8 data bits, 1 
stop bit, and no parity bit. 
UART receiver architecture 
The architecture of the UART receiving subsystem consists ofreceiver, baud rate generator, 
and interface modules as shown in Figure 4-4. Due to the fact that the c10ck information is not 
induded in the transmitted signal, the receiver uses the preconfigured parameters in order to 
retrieve the data bits. A baud rate oversampling is used to estimate the middle points of 
transmitted bits and then retrieve them at these points accordingly. 
-Seriai Data fs bit data r-Enable-
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Figure 4-4 Block diagram of a UART receiving subsystem 
The baud rate generator module generates an oversampling signal with frequency equal to 16 
times the configured baud rate. This signal is employed as enable ticks to the UART receiver in 
order to avoid creating a new c10ck domain and violating the synchronous design principle. 
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Assume that the communication uses N data bits and M stop bits. The oversampling scheme 
works as follows: 
1. Wait until the receiving of the start bit then start the sampling counter. 
2. After the counter reaches 7, tbis indicates the middle point of the start bit. Clear the 
counter to 0 and restart. 
3. When the counter reaches 15, this indicates the middle point of the first data bit. Retrieve 
its value and shi ft it into receiving register, then restart the counter. 
4. Repeat step 3 N-1 more times to retrieve the remaining data bits. 
5. If the optional parity bit is used, repeat step 3 one time to ob tain the parity bit. 
6. Repeat step 3 M more times to obtain the stop bits. 
The receiver block consists of a finite state machine that has 4 states as shown in Figure 4-5, 
at state SO the receiver waits until the data pin equals to zero. This indicates the start of 
transmission then it goes to state S 1. At this state the receiver counts from 0 to 7 to be sure that 
the sampling will be exactly at the middle of the received bit as discussed earlier , then it goes to 
state S2 where it stores the incoming bit in a shift register each time the counter reaches 15. 
After storing the 8 data bits which is indicated by the bit counter the state machine goes to state 
S3 where it transfers the 8 bit data to the outPut port and a load signal is activated to indicate the 
presence of new data at the output port. 
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Figure 4-5 UART receiver FSM 
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The receiver interface module shown in Figure 4-6 consists of a FSM and 4 RAMs each of 
32 width and 320 depth (256 data + 64 cyc1ic prefix). As the data received from UART is 
arranged in 8 bits a FSM is required for arranging the incoming data into 32 bit words to be 
stored in each location of the RAM. Therefore the fmite state machine waits until a load signal 
from the receiver is activated then it stores the incoming 8-bit data at the input port in a 32bit 
shift register. This process is repeated 4 times until the 32 bit shift register is full then it asserts a 
write enable signal to the corresponding RAM to store the 32 bits data and increments the 
address for the next iteration. If the address reaches 320 the FSM switch to the next RAM, until 
all RAMs are full after storing aU data the FSM goes to the reading state where it starts reading 
from aIl RAMs at the same time from address 0 to 319. This gives the MIMO receiving sub-
75 
system a stream of data which is exactly the same as the data arriving from the two antennas in 
case of2 x 2 MIMO-OFDM system. 
FSM 
controller 
Ram l -'- Reiïï 
Ram 2 
Ram 4 
Figure 4-6 Interface circuit block diagram 
UART transmitter architecture 
Similar to that of the receiving subsystem, the architecture of the UAR T transmitting 
subsystem i~ shown in Figure 4-7. It consists of a transmitter, baud rate generator, and interface 
circuit. The transmitter is built as a shift register that shifts out data bits at a rate equal to the 
baud rate. The baud rate generator produces one-clock-cycle enable ticks to control the 
transmission rate. The frequency of the ticks is 16 times slower than that of the UART receiver. 
Instead of introducing a new counter, the UART transmitter usually shares the baud rate 
generator of the UART receiver and uses an internaI counter to keep track of the number of 
enable ticks. A bit is shifted out every 16 enable ticks . . 
Interface 
circuit 
........ .J ...... . 
~one ............................ J. m 8 bit data -
c-----' Transmitter 
Baud rate 
.m ....................... . 
generator 
-Data~ 
Figure 4-7 Block diagram ofa UART transmitter subsystem 
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The transmitter consists of an FSM with only 2 states, at the initial state if the done signal is 
received from the interface circuit is activated, the transmitter stores the 8-bit data at its input 
port in a 9 bit shift register, and it also sets the LSB in the register to 0 to be the start bit. At the 
same time the data output port is set to 1 to indicate that there is no transmission operation yet. 
After this, the state machine switch to the next state where it waits until it receives a signal 
from the baud rate generator, which means that it has started to shift out the data in the shift 
register bit by bit to the data port. A counter indicates how many bits are shifted out from the 
shift register when it reaches 9 (this means that aU data has been shifted out) and retums back to 
the initial state then reset the data port to 1. 
The interface module for the transmitter sub-system takes the output of the receiver which is 
the binary data symbols and arranges them in a shift register that represents the received data 
from both antennas. Then, it starts sending the data stored in the register to the UART. This is 
do ne using a FSM controller that receives both output streams from the MIMO receiver-
subsystem and stores them in the shift register. At the initial state it waits until data ready signal 
is received from the MIMO receiver subsystem. Then, it starts shifting the received data in a 
shift register 2 bits by 2 bits in case of 2X2 MIMO-OFDM system and a counter indicates the 
number of shifts. When it reaches 48, then it starts sending 8-bit packets of data to the UART 
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transmitter, it also set the enable signal to trigger the transmitter to start sending. Then it waits 
for the done signal from the transmitter that indicates the completion of transmitting the 8-bit 
data, after that it sends the next 8 bits. This process is repeated until aIl the data are transmitted. 
4.1.2 UART Implementation results 
The UART module is implemented and integrated with complete MIMO-OFDM 
Transceiver . It is used to send and receive real time data in order to verify the function of the 
implemented system. Table 4-1 shows the consumed resourees by the UAR T sub system from 
the Virtex 5 FPGA. It could be observed that the UART module consume very stnaIl percentage 
(1 %) of the total available resources. 
Table 4-1 Consumed Resourees for UART Module in Virtex 5 FPGA 
Resource Consumed Number Percentage ofVirtex 5 Resources 
320x32-bit single-port 4 RAM 
4-bit adder 1 
8-bit adder 1 1% 
9-bit adder 3 
I2-bit adder 1 
I-bit register 9 
12-bit register 1 
1% 
32-bit register 1 
4-bit register 1 
1-bit latch 1 1% 
1 
8-bit latch 1 
78 
The UART subsystem is tested using VHDL test benches for both transmitter and receiver 
subsystem. Figure 4-8 shows the receiver subsystem simulation results. A VHDL test bench 
sends the input data to both antennas for a 2 x 2 MIMO-OFDM subsystem, the data is sent from 
the Matlab through RS232 seriaI interface, the simulation results for data 11010110 of antenna 
1 at baud rate of 19200 shows that the receiver successfully extracted the 8 bit signal from the 
received waveform. The transmitter subsystem simulation result is shown in Figure 4-9, the test 
bench shows the UART transmitter sending data received from antenna1 to be displayed in 
Matlab. The result shows that the data is transmitted successfully using RS232 protocol. 
Figure 4-8 UART receiver subsystem simulation results 
4.1.3 Mat/ab interface 
For sending and receiving data from PC to the FPGA through seriaI port a Matlab code is 
written to open the COM port and perform the write/read operation then close the port after 
fmishing. The main challenge is that the required data to be transmitted to and from the FPGA 
board is single precision floating-point which is 32-bit data for each word, while the UART 
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support only 8-bit word, this problem was solved in the FPGA by the interface circuit in the 
UART sub-system, a similar procedure is used in the Matlab code to enable sending and 
receiving the data in a correct format. 
Figure 4-9 UART transmitter subsystem simulation results 
If each number is defmed as a single precision floating-point and sent directly to the UART 
, then the data word will not be 32-bit as Matlab automatically reduces the number of bits to the 
minimum number that is required to represent each number, this will result in an error when the 
data is sent to the FPGA as the MIMO system implemented on the FPGA is a single-precision 
floating point system. To solve this problem the number in the Matlab is converted to 
hexadecimal representation , this step will force the number to be represented in 6 characters 
each is 8-bit length, this step ensures that each number is sent to the FPGA as 32 bit number in 
6 iterations without losing any bits even if the number itself doesn't need 32-bit for 
representation. 
4.2 Design & Implementation of MIMO-OFDM system 
The high level Transceiver architecture is shown in Figure 4-10. It supports both Parity bit 
and Permutation spreading, and the architectures for both schemes are nearly identical except 
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that the coding memory contents and the despreading mechanism are different. The 
transmission starts by constellation mapping or modulation, followed by spreading the data 
symbols either by Parity or Permutation encoding. Next, the spreaded symbols are converted to 
paraUe1 in order to perform IFFT operation. The IFFT is done using the Xilinx FFT core with 
different architectures which will be discussed later in this chapter and in the next chapter. 
ParaUe1 to seriaI is done after the IFFT transform in order to arrange the OFDM frame for 
transmission, then a cyclic prefix insertion is done in which the last 64 data samples are added 
at the beginning of each frame in order to have a total 320 data symbols per frame each ofthem 
is represented in 32-bit. 
s 
Figure 4-10 MIMO Transceiver block diagram 
The receiver st arts by removing the cyclic prefix, then the received data is converted to 
paraUe1 in order to be sent to the FFT module. After the data is transformed, it is converted back 
to seriaI and sent to the detection module where the channel effect is removed and despreading 
is carried out either by parity or permutation despreading depending on the used scheme at the 
81 
transmitter. The implementation details of each block in the above architecture are given in the 
following sub-sections. 
4.2.1 Spreading code selection: 
For single user 2 x 2 MIMO system only two codes are needed for spreading, here two 
RAMs are used for storing those codes where each code is stored in one RAM. Each RAM has 
a width of 32 bits and a depth of 8 bits, a counter that counts from 0 to 7 is used to provide the 
reading address for the two RAMs. The counter dock is 8 times faster than the input data 
stream dock as each data symbol is encoded by 8 bits code. Therefore, a dock divider is used to 
divide the input dock by 8. 
Parity code: 
In the parity code block shown in Figure 4-11 the output of the 2 RAMs is applied as an 
input to a 2 x 1 Multiplexer which choose 1 of the 2 codes according to the incoming data 
stream, i.e. for to input samples of 00 or Il code 1 is selected by sending a select signal to the 
multiplexer to choose input Cl, and for input sample of 01 or 10 code 2 is selected by sending a 
select signal to the multiplexer to choose input C2. 
Permutation code: 
The permutation code block is aImost sirnilar to the parity spreading; however, in case of 
parity spreading only 1 code is used for both antennas based on the input data stream as 
explained above, but in case of permutation different codes are used for each antenna according 
to the input data. For example, for input 00 or Il code 1 is selected for antenna 1 and code 2 is 
selected for antenna 2, and in case of input data of 01 or 10 code 2 is selected for antenna 1 and 
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Figure 4-11 Parity code selection block 
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Figure 4-13 shows the realization of permutation code block in hardware as two 2 x 1 
multiplexers which meaIis one multiplexer per antenna, both take code 1 and code2 as their 2 
inputs and provide their output to the corresponding antenna. Therefore the spreading code 
selection block is actually a simple set of multiplexers that selects which code to be used, in 
case of parity one multiplexer is used and in case of permutation two multiplex ers are used. 
4.2.1 Modulation and data spreading 
BPSK is used for modulation, therefore input value of 0 is mapped to 1 and input value of 1 
is mapped to -1 this can be translated easily to hardware as a 2 x 1 multiplexer whose 2 inputs 
are the code and its inverse, to provide the negative of the code only single bit inverter is needed 
as we use Floating-Point representation shown in Figure 4-12. 
s Exponent e Unsigned Mantissa m 
Figure 4-12 Floaring-Point representation structure 
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Figure 4-13 Permutation code selection block 
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Thus inverting the sign bit only gives the negative of the numbec The select signal of the 
multiplexer should be the initial original bit value before spreading for each antenna and to 
avoid timing violation a D flip-flop is used to provide a one clock cycle delay for each antenna 
so that it can be used as a select signal to the multiplexec Figure 4-14 and Figure 4-15 depicts 
the block diagram for BPSK modulation and spreading for both parity and permutation schemes 
respectively. 
4.2.2 Seriai to ParaUe! circuit: 
The seriaI to parallel block is used to arrange the data stream after sprearung in order to 
construct frame to be applied to the IFFT module. Since pilot signal is not considered in this 
project it is replaced by zeros, therefore for each 24 input bits per antenna, 192 spreaded data 
samples are produced, then this frame is padded with 32-sample of zeros at the beginning and 
32-sample of zeros at the end in order to give frame length of 256 for the IFFT. 
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Figure 4-14 BPSK modulation and spreading for parity scheme 
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Figure 4-15 BPSK modulation and spreading for permutation scheme 
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The frame construction is implemented by using a 32-bit width 256 depth RAM and a 
control unit as shown in Figure 4-16. This block complete the required task in 2 phases (reading 
phase and writing phase). During the reading phase, the control unit stores the incoming data 
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stream in the RAM at addresses starting from 33 up to 224 leaving other locations of the 
memory fiUed with zeroes, and during the reading phase the control unit reads the data from the 
RAM starting from address zero to 256 and apply it as an input to the IFFT. This ensures that a 
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Figure 4-16 SeriaI to ParaUel block 
RAM controUer: 
The RAM control unit is a finite state machine that consists of 3 states, initial state, reading 
state and writing state as shown in the state diagram in Figure 4-17. During the initial state, the 
FSM waits until it receives enable which indicates the start of input data. Then it resets the 
address of the RAM to 32 and moves to the writing phase, during the writing phase the control 
unit writes the incoming data into RAM addresses 32 to 192. Then, it sends an enable signal to 
the IFFT module and moves to the reading phase. In the reading phase it reads the data stored in 
the RAM starting from address 0 to address 255 which are applied the enabled IFFT including 
the zero padding. After that, it retums back to the initial state. 
4.2.3 IFFT black 
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Figure 4-17 RAM control unit FSM 
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The IFFT is implemented using the Xilinx FFT IP core with frame length of 256 and output 
data width of 32. The FFT IP core normally computes the FFT of the given input. The IFFT is 
computed by conjugating the phase factors of the corresponding forward FFT. This will pro duce 
the IFFT of the input multiplied by 256. Therefore a divider circuit is required to divide the 
output of the core module by 256 to get the correct value. However, to avoid the division 
operation the same function is done by subtracting 8 from the exponent of the floating-point 
number. 
4.2.4 Cyclic Prefix insertion 
The cyclic prefix insertion block shown in Figure 4-18 is implemented using two RAMs for 
storing the real and imaginary values and a control unit. The control unit FSM is shown in 
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Figure 4-19. It first waits for the enable signal from the IFFT circuit that indicates the presence 
of transformed data frame and then it moves to state SI. It then starts to store the incoming Real 
and Imaginary data in their corresponding RAMs from address 0 to 255. After that it goes to 
state S2 where it starts reading from the RAMs starting from address 192 to address 255, this is 
done to append the la st 64 data at the beginning of the transmitted frame (CP insertion). After 
that the FSM moves to state S3 where it starts reading from address 0 to address 255, then it 










Figure 4-18 Cyclic Prefix insertion block 
4.2.5 Cyclic Prefix removal: 
The cyclic prefix removal is performed using a simple counter circuit, this circuit starts 
counting from 0 to 319 when it receives enable signal that indicates the start of data receiving. 
The counter enables the receiving of data after it reach 64 this mean that the first 64 data 
samples are ignored. After reaching 319 the counter goes back to zero and it waits the next 
enable. This circuit depends only on single 9-bit counter and there is no need for using memory 
and control unit which results in a significant reduction in the overall resources. After cyclic 
prefix removal, the frame is fed to FFT block similar to the one used at the transmitter to 
perform FFT operation. 
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Figure 4-19 Cyclic Prefix FSM 
4.2.6 Channel effect removal: 
ZF algorithm is used in this design to remove the effect of the transmission channel, the 
architecture for channel equalization is shown in Figure 4-20. This task is implemented by 
taking the inverse matrix of the channel effect and performing matrix multiplication between the 
incoming signal and the inverted channel matrix. Both channel matrix and received data are 
stored in 4 RAMs each. A control unit is used to store the output data from the FFT block into 
the RAMs. It then provides the data and the channel effect RAMs with address at the 
appropriate time. After that, the multiplication result is stored in a RAM in order to be sent to 
the despreading circuit. There are 2 main challenges in this part, the frrst one is the matrix 
multiplication of the complex floating-point numbers, and the second one is the matrix 
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inversion of the values represented in complex floating point representation. These tasks are 


















Figure 4-20 Architecture for channel equalization block 
4.2.6.1 Matrix Inversion: 
In order to perform matrix inversion for 2x2 MIMO systems the analytical matrix inversion 
method is used. However this method is not suitable for larger systems due to the increased 
complexity. Therefore, Gauss-Jordon elimination method is used for 4X4 MIMO system which 
will be discussed in details in the next chapter. The analytical method for matrix inversion 
requires calculating the determinant of the matrix then dividing the matrix with its determinant 
after swapping element positions, for example for matrix 
A = [~ ~] the inversion is done as follow: 
[~ (4.1) 
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Therefore the main part of the inversion block is calculating the determinant and the 
elements division. For matrix A the reciprocal of the determinant will be equal to 
1 
ad-bc (4.2) 
Where a, h, c and d are complex numbers, assume the result of complex multiplication of 
ad = Xr + jXi 
And 
he = Yr + jYi 
Therefore the reciprocal of the determinant will be equal to 
1 
(Xr-Yr)+ j(Xi-Yi) 
This can be represented as 
(Xr+Yr)- j(XHYi) 
(Xr- Yr)2 +(Xi-Yi)2 
Therefore each real value in the matrix will be divided by the value 
(Xr-Yr) 
(Xr-Yr)2+(Xi-Yi)2 
And each imaginary number will be divided by the value 
(Xi-Yi) 
(Xr-Yr)2+(Xi-Yi)2 




















Figure 4-21 Detenninant calculation circuit 
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The reciprocal of the determinant is multiplied by each value of the matrix and the output 
ports are mapped in such a way to give the result of swapped matrix as shown in Figure 4-22, 
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Figure 4-22 Matrix Inversion block 
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Complex Multiplication: 
In order to complete the matrix inversion calculation, complex multiplication must be done 
for the single-precision floating point complex numbers. Consider two complex numbers 
al + jbl and a2 + jb2 the multiplication operation between these 2 numbers is done in 
hardware by using 4 single-precision floating point multipliers and 2 single-precision adders as 
shown in Figure 4-23 
Multiplier REAL OUTPUT 
Subtractor 
Multiplier 
Multiplier IMAGINARY OUTPUT 
Adder 
Multiplier 
Figure 4-23 Complex multiplication circuit 
Matrix Multiplication: 
The control unit provides the address for the data RAMS and the channel RAMS. These 2 
addresses are provided at the same time and are incremented only after the channel matrix 
inversion operation is completed in order to perform a new inversion operation. In other words, 
93 
the input data remain unchanged waiting for the channel matrix inversion to complete. Then the 
data is changed and it waits for the second channel matrix inversion, therefore aIl these signaIs 
can be applied as an input to the matrix multiplication circuit taking into account that the output 
of this circuit should be sampled at the correct time to catch the correct product. This operation 
is done by the control unit which will be discussed later in this section. The complex matrix 
multiplication circuit consists of 4 complex multipliers and 4 adders. The real and imaginary 
values from the inversion process are multiplied by the received data then an array of adders 
performs the row by colurnn addition for the real and imaginary values. The block diagram of 















Figure 4-24 Complex matrix multiplication circuit 
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4.2.6.2 Channel removal control unit: 
The control unit is the most important block in the channel removal process as it is 
responsible for arranging and removing the zero padding from the incoming data and providing 
the channel and the data RAMs with the addresses at the required time to perform the matrix 
multiplication. It also enables the buffering RAMs in order to store the output of the matrix 
multiplication at the correct time and provides the stored outputs to the despreading. The control 
unit FSM is shown in Figure 4-25. It consists of 5 states. During the state sa, the FSM waits for 
the enable signal which indicates the start of the data samples coming from the FFT then it goes 
to state SI. In state SI, it sends enable signal to the data RAMs and starts storing the incoming 
data in the data RAMs until it reach address 255. Then, it goes to state S2. In state S2, the 
control unit starts reading from the data RAMs starting from address 32 as the data from ° to 31 
are zero padded during transmission. During the data reading, the address is incremented each 
88 clock cycles. This gives both matrix inversion and matrix multiplication circuits enough time 
to complete its tasks. Then an enable signal is asserted to the buffering RAM to store the result 
of the channel inversion. This process is repeated until it reaches address 244 which is the last 
data value before the zero padding. Then, the FSM goes to state S3 where it starts sending the 
results to the despreading unit. During this step, the FSM oscillates between state S3, and S4 
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Figure 4-25 Channel removal control unit FSM 
4.2.7 Code Despreading: 
The despreading is carried out after channel effect removal is completed, either parity or 
permutation despreading is used depending on the used scheme at the transmitter to recover the 
original modulated signal, this is done by matching the incoming data with the original codes 
and calculating the power resulted by each code where the correct code should give the 
maxlmum power. 
96 
Parity code matching: 
The matching circuit consists of 4 matching filters for a certain code each two filters are 
used for single antenna (real value and imaginary value). The filter is mainly an FIR filter that 
multiplies and accumulates the input data sequence with a given code as shown in Figure 4-26 
and Figure 4-27. Since the used codes are a sequence of 1 and -1 thus no multiplication 
operations are needed; only inverter is used in place where multiply by -1 is required. 







Figure 4-26 Code-zero matching filter 
In case of parity code matching, the data from both antennas are applied to code-zero and 
code-one matching filters at the same time. After this, the absolute value is calculated for the 
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outputs of code-zero filter for both antenna 1 and antenna 2. Then, these two outputs are added 
as shown in Figure 4-28. 
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Figure 4-27 Code-one matching filter 
Similarly, the absolute value for the outputs of code-one filter for antenna 1 and antenna 2 
are calculated then added. The results from both matching circuits are compared as shown in 
Figure 4-29 and the maximum power indicates the index of the used code. The output of the 
matched filters is stored in order to be used by the ML block. The control unit used to manage 
these operations will be described later in this section. 
Permutation matching: 
The permutation matching circuit is nearly similar to the parity code matching. However, in 
the formaI, one different codes is used for each antenna; i.e. for coset-zero antenna 1 data is 
matched to code-zero and antenna 2 data is matched to code-one. For coset-one, antenna 1 data 
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is matched to code-one and antenna 2 data is matched to code-zero. After matching the power, 
outputs for each coset is ca1culated and compared using the control unit so that the maximum 
power corresponds to the correct coset to be identified. 
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Figure 4-28 Code-zero absolute power calculation block 
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4.2.8 Maximum Likelihood Detection: 
ML detection is used to find the actual data that has been transmitted after the matching 
block discussed in the previous section has found the used code in case of parity spreading or 
the used cose! in case of permutation. Now, each code or coset gives us the possibility of two 
constellation points that has been transmitted, i.e in case of parity spreading code-zero suggests 
that either Il or -1-1 was transmitted by the two antennas while code-one me ans that either -Il 
or 1-1 was transmitted. Hence the ML block is used to find the minimum distance between the 
matched filter output and the two possible points in order to determine the transmitted date. 
ML block is realized in hardware as shown in Figure 4-30 and Figure 4-31 . Applying constant 
1 and constant -1 as two inputs for a multiplexer and the result of the code or coset absolute 
power comparison is used as the select ofthis multiplexer. 
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Figure 4-30 ML circuit for 00 and 01 code set 
The se1ected output of the multiplexer is applied as an input to the subtraction unit which 
subtracts this input from the antenna received value after the matched filter. Another 
multiplexer is used to switch between the outputs of the matched filters depending on the 
comparison result This means, in case of parity coding, if the power of code-zero is greater 
than the power of code-one then the multiplexer select the real and imaginary values of antenna 
1 coded by code-zero and real and imaginary values of antenna 2 coded by code-zero and vice 
versa_ On the other side, in case of permutation coding, if the power of coset-zero is greater than 
the power of coset-one, then the real and imaginary values of antenna 1 coded by code-zero and 
the real and imaginary values of antenna 2 coded by code-one are selected and vice versa, 
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Figure 4-31 ML circuit for Il and 10 code set 




The process of determining the maximum code power and passing code index ta the ML 
unit is managed by despreading control unit. It also passes the outputs of the matching filters ta 
the ML circuit in arder ta recover the original transmitted signal. The control unit FSM has 8 
states as shawn in Figure 4-32. During state SO, the FSM waits until the enable signal which 
cornes from the receiver control unit is equal ta 1. This means that the data is available at the 
input of the matching circuit. Then it goes ta state SI . In SI , the state machine gives a delay of 
42 clock cycles which is the required time for the matching circuit ta complete the filter 
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processing. Then it stores the outputs of the matching filters in the registers for further use. In 
state S2, the FSM gives a delay of 34 clock cycles which is the required time by the matching 
circuit or to decide which code or which coset is used. In state S3, the FSM waits for 2 clock 
cycles until the select signal arrive from the comparator to the ML multiplexers. Then, it 
provides the multiplexers with data stored in state SI as an input. In state S4, the FSM decides 
whether to go to state S5 or S6 according to the comparison result which is registered in state 
S2. In state S5 , it recovers the original signal to 00 or 11 according to the comparison result 
given from the absolute compare circuit. Finally, in state S6, it recovers the original signal to 01 
or 10. 
4.1 Function validation 
Funcrion simulation was carried out to verify that each module is performing the required 
function correctly and gives the same results as the Matlab model. The same inputs used in 
Matlab are used as inputs for the hardware design. The design function was then simulated 
using Modelsim software. An I/O buses were inserted to monitor the internaI signaIs and to 
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Figure 4-32 Despreading control unit FSM 
trace any malftmction in the processing of data inside each module. These IIO busses were 
removed after verifying that the system is functioning correctly as the presence of excess IIO 
ports in the design will prevent the generation of the final programming file. The functional 
simulation results are introduced in Appendix A. 
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4.2 Synthesis results 
After the verification step, the design is synthesized for the target Xilinx XC5VLX50T FPGA 
chip, and then the hardware resources consumption and the timing analysis reports are extracted. The 
results of the major blocks in the Transceiver system are presented bellow. First, the hardware resources 
utilization for the transmitter module shown in Table 4-2 indicates that aIl DSP48E resources are 
consumed by this module only. The main reason for such high requirements of hardware resources 
cornes from the fact that separate IFFT IP core module is used for each transmitting antenna. Therefore, 
the transmitter module need to be optimized in arder to reduce the hardware resource utilization as our 
main target is to put the entire Transceiver on a single chip. The timing analysis report showed in Table 
4-3 reveals that the transmitter design support clock speeds up to 404 MHz, which satisfy our target 
frequency of 100 MHz. The second major module in the Transceiver is the channel equalization at the 
receiver side. The resource utilization and timing analysis results are shown in Table 4-4 and Table 
·4-5 . It could be noticed that this module is consurning around 50% ofboth slice register and LUT, which 
is qui te high due to the complexity of the matrix inversion block. Optimized matrix inversion algorithm 
will be presented in the next chapter in order to reduce the resource utilization of the channel 
equalization module. Next, the dispreading module results are presented in Table 4-6 and Table 4-7, 
while the timing cons trains are satisfied, the hardware resources requirements are far beyond the 
capability of Xilinx XC5VLX50T FPGA chip. An intuitive algorithm for despreading and symbol 
detection will be proposed in the next chapter to reduce the computational complexity of this module. 
Finally the results for the receiver side and the whole Transceiver are shown in Table 4-8 to Table 
4-11. It is clear that hardware resources requirements are extreme1y higher than the available resources 
in Xilinx XC5VLX50T FPGA. The main reasons for this result are the high complexity of those modules 
that has been presented above and the fact that we used Floating-Point representation. In the next 
chapter, the Fixed-Point representation is also developed in order to reduce the hardware requirements 
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for the proposed MIMO-OFDM design. It is worth noting that this design could be implemented using 
larger FPGA chip such as Virtex 6. Table 4-12 summarizes the synthesis results for the proposed design 
in Xilinx XC6VLX 195T FPGA. 
Table 4-2 Hardware resourees eonsumed by Transmitter in XC5VLX50T 
Resource Used Available Utilization 
Slice Registers 11627 28800 40% 
Slice LUTs 10529 28800 36% 
Bloek RAMIFIFO 9 60 15% 
DSP48E 48 48 100% 
Table 4-3 Timing summary for the Transmitter in XC5VLX50T 
Minimum period 2.475ns 
Maximum frequeney 404.008MHz 
Maxim delay 4.271ns 
Table 4-4 Hardware resourees eonsumed by channel removal in XC5VLX50T 
Resource Used Available Utilization 
Slice Registers 14368 28800 49% 
Sliee LUTs 14708 28800 51% 
Block RAMIFIFO 1383 60 18% 
DSP48E 12 48 25% 
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Table 4-5 Timing summary for the channel removal in XC5VLX50T 
Minimum period . 3.506ns 
Maximum frequency 285.229MHz 
Maximum delay 2.775ns 
Table 4-6 Hardware resources consumed by despreading module in XC5VLX50T 
Resource Used Available Utilization 
Slice Registers 26273 28800 91% 
Slice LUTs 35312 28800 122% 
Block RAMIFIFO 15 60 25% 
DSP48E 136 48 283% 
Table 4-7 Timing summary for the despreading module in XC5VLX50T 
Minimum period 4.332ns 
Maximum frequency 230.816MHz 
Maxim delay 2.877ns 
Table 4-8 Hardware resources consumed by Receiver module in XC5VLX50T 
Resource Used Available Utilization 
Slice Registers 75913 28800 263% 
Slice LUTs 84771 28800 294% 
Block RAMlFIFO 15 60 25% 
DSP48E 184 48 383% 
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Table 4-9 Timing summary for the Receiver module in XC5VLX50T 
Minimum period 6.047ns 
Maximum frequency 165.378MHz 
Maxim delay 5.622ns 
Table 4-10 Hardware resources consumed by Transceiver in XC5VLX50T 
Resource Used Available Utilization 
Slice Registers 87540 28800 303% 
Slice LUTs 95300 28800 330% 
Block RAMIFIFO 24 60 40% 
DSP48E 232 48 483% 
Table 4-11 Timing summary for the Transceiver in XC5VLX50T 
Minimum period 6.047ns 
Maximum frequency 165.378MHz 
Maximdelay 5.622ns 
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Table 4-12 Hardware resources consumed by Transceiver in XC6VLX195T 
Resource Used Available Utilization 
Slice Registers 11625 249600 34% 
Slice LUTs 96540 124800 76% 
Block RAMIFIFO 24 344 6% 
DSP48E 232 640 36% 
4.3 Conclusion 
A systematic design methodology and real-time platform to translate the algorithms for 
MIMO-OFDM Matlab model into a real-time wireless prototype is introduced in this chapter. 
The proposed MIMO-OFDM Transceiver has been divided into smaller blocks and the 
Floating-Point baseband RTL architecture for each one has been described in details . 
MatlabNHDL co-simulation was conducted for each block to verify the functional and 
behavioral validity of the code-mapping. In addition to behavioral VHDL simulations, 
syntheses results for the design were also introduced. The results reveal an increase of the 
resource . utilization especially at the receiver side due to high computational complexity. 
IFFTIFFT, matrix inversion, and dispreading modules are identified as potential blocks that 
need further optimization in order to be able to fit the design in a single Virtex 5 FPGA chip 
from Xilinx. 
. Chapitre 5 - Design optimization 
5.1 Introduction 
After introducing the FPGA implementation for the proposed MIMO-OFDM Transceiver 
scheme; in this chapter, we will investigate and propose several optirnization options in order to 
reduce area, power and time. Among those optimization methods that are proposed, a pipelined 
architecture in which only one IFFT/FFT block is shared among aU transmittinglreceiving 
antennas is proposed. Another high computationally challenging module is the dispreading unit. 
An efficient low complexity algorithm for despreading unit based on counters and comparators 
only is introduced. While the despreading unit based on matched fiIter consumes a great amount 
of resourees, because it incorporates several arithmetic operations such as multiplication, 
division and square root calculation; the proposed despreading algorithm greatly reduces the 
hardware resourees requirements because it only uses counters, comparators and basic control 
logic. Next, an optimized architecture for complex matrix inversion using Gauss-Jordan 
elimination (GJ-e1irnination) is proposed. The proposed architecture perforrns the GJ-
elimination for complex matrix element by element. Only critical arithmetic operations are 
calculated to get the needed values without perforrning aH the arithmetic operations of the GJ-
elimination algorithm. The algorithm results in a reduced hardware resources and execution 
time. Finally, Fixed-Point FPGA architecture is developed, where the maximum allowed 
performance loss due to quantization is defined, then the tradeoffs between BER performance 
and area reduction are investigated. 
110 
5.2 Pipelined Architecture 
The FFTIIFFT pro cess or is one of the kemel modules that have high computational 
complexity in the physical layer of the MIMO-OFDM system. The optimized FFT library 
implemented on FPGA is based on pipelined architecture [65]. Thus, if we wish to take full 
advantage of this library, we have no other choice but to design our system using a pipelined 
architecture. The basic design introduced in chapter 4 was implemented by using as many IFFT 
(FFT) kemels as the number of antennas in the transmitter (receiver), same methodology was 
also reported in [66], [66], and [67] . Figure 4-10 illustrates this idea. In this figure, two FFT 
blocks are used for two receiver-antennas and two IFFT blocks for two transmitter-antennas. It 
is assumed that the performance of the FFT block exactly meets the requirement of the MIMO-
OFDM data rate. However, a faster FFT operation can lead to a less resource requirement. 
The pipeline can save resources by utilizing the concept of logic reuse. This technique, for 
area optimization, can be used whenever a number of identical processing circuits are used in 
the design. These circuits can be reduced to a single processing unit shared by all input signal, 
and a control unit is used to multiplex the input signaIs to the processing unit. This is exactly 
the case for the IFFT unit in the transmitter where a single IFFT is shared by both transmission 
paths, and the two FFT modules in the receiver can also be reduced to a single FFT module 
shared by both paths. A detailed explanation for the pipelined architecture is given in the next 
subsections. 
5.2.1 IFFT with pipelined architecture: 
On the transmitter side the IFFT module is shared by an MIMO-OFDM paths as shown in 
Figure 5-1 , i.e. path 1 send its data to the IFFT module first and path 2 waits for the IFFT to 
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finish transformation. When the IFFT finish the transformation process for the first path, it 
sends a done signal to the second path seriaI to parallel circuit. This circuit contains a FSM 
which organize the communication between the paths and the IFFT. This FSM has 3 states as 
shown in Figure 5-2. In state INIT, the FSM wait for enable signal which indicates the presence 
of coded data ready to be transformed, the FSM sets the start address of the storing RAM to 32 
while leaving the first locations in the memory empty for zero padding then it goes to state 
Dwrite. In this state the FSM stores the incoming coded data until it reach address 224 which is 
the address of the last data value to be stored leaving the locations from 225 to 255 empty for 
zero padding. Then, if done, the signal is present. This indicates that the IFFT has finished 
transforming the data for the other path. Therefore, the FSM goes to state Dread in this state the 
FSM sends the stored data to the IFFT to be transformed. 
Start 
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Figure ~-2 Pipelined IFFT FSM 
In order to send the transformed data of both paths to the two antennas at the same time, the 
transformed data from the first path needs to be stored and waits the data from the second path 
to be transformed. This is done through FSM and 4 RAM blocks as shown in Figure 5-3 and 
Figure 5-4. This FSM consists of five states, in state SO it waits for the done signal from the 
IFFT, which indicates that it fini shed transforming data from the first path. Then it goes to state 
SI where it stores the data in the first path RAM. After that it goes to state S2 where it waits for 
the second done signal from the IFFT, which indicates the complete transformation of data from 
the second path. Then it goes to state S3, where it stores the transformed data into the second 
path RAM. After that, it moves to state S4 where it starts sending the data from both RAMs at 
the same time. 
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Figure 5-3 Output FSM for pipelined IFFT 
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Figure 5-4 Output Ram for the'pipelined IFFT 
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5.2.2 FFTwith pipelined architecture: 
The pipelined architecture for FFT at the receiver side is shown in Figure 5-5 , two RAMs 
are used to store the data from both antennas. Then, the control unit sends the data stored in the 
first path RAM to the FFT module. After the FFT module fmishes data transformation, it sends 
a done signal to the control unit. The control unit starts sending the data from the second path 
RAM after it receives the done signal from the FFT module. Multiplexers are used to select the 
real and imaginary values from the first path RAM or the second path RAM according to the 
select signal coming from the control unit. The control unit is a FSM that consists of 5 states as 
shown in Figure 5-6. In state SO, it waits until it receives an enable signal to indicate the start of 
incoming data from the antennas. It sets the initial addresses of the RAMs to 0 and the WE=1. 
Then it goes to state SI , state SI increments the address of both RAMs until it reaches 255 
which me ans that the data is completely stored then it goes to state S2. In state S2, the FSM 
sends the data stored in the first antenna RAM to the FFT. After that, it goes to state S3 where it 
waits until the done signal from the FFT model is asserted. This indicates that the data from the 
first antenna is transformed. Then, it goes to state S4. In state S4, the FFT sends the data from 
the second antenna to the FFT module until it reaches address 255. Then it goes back to state sO. 
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Figure 5-6 Pipelined FFT FSM 
5.2.3 Implementation results for pipelined architecture: 
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Table 5-1 to Table 5-2 shows the synthesis results for pipelined transmitter. The proposed 
architecture reduces the consumed slice registers by 20%, the sliee LUTs by 18%, and the 
DSP48E by 50%. The block RAM/FIFO exhibits a slight increase by 1 % due to the nature of 
the pipeline. Additionally, the time analysis results reveal a reduction for time requirements. 
Table 5-1 Hardware resourees consumed by pipelined transmitter 
Non-Pipelined transmitter Pipelined transmitter 
Resource 
Consumed Percentage ofVirtex Consumed Percentage ofVirtex 
number resourees number 5 resourees 
Sliee Registers 11627 40% 5,830 20% 
Slice LUTs 10529 36% 5,132 17% 
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Block RAMIFIFO 9 15% 10 16% 
DSP48E 48 100% 24 50% 
Table 5-2 Timing summary for pipelined transmitter 
Non-Pipelined Pipelined 
Minimum period 3.506ns 3.408ns 
Maximum frequency 285.229MHz 293.427MHz 
Maxim delay 2.775ns 2.150ns 
5.3 Despreading optimization: 
In chapter 4, the despreading operation was built based on matched filter, which operates by 
waiting for an incoming signal to align in code phase with a fixed-phase local copy of the code. 
Samples of the received signal are stored in a delay line. Whenever a new sample is received, 
this stored data is compared to the local copy of the spreading code to determine if it is aligned. 
Alignment is tested by multiplying each chip of the received data with the corresponding chip in 
the local copy of the code, then summing the results. When the incorning signal is aligned with . 
the local copy, this process removes the spreading from the delayed data, producing a nearly 
constant signal that sums coherently and produces a large result. In cases where the incoming 
code is not aligned to the local copy, the effects of spreading are not removed and the resulting 
sum is near zero. The approach requires that the sum only occur over a period of the signal for 
which the underlying narrowband modulation is constant. This is typically at least one full 
repetition of the spreading code. The despreading unit based on matched tilter consumes a great 
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amount of resources because it incorporates several arithmetic operations such as multiplication, 
division and square root calculation. The process has been fuUy explained in Chapter 4. In order 
to determine the used code for spreading at the transmitter side, the received signal from each 
antenna is matched to the code matrix at the receiver side. The matching circuit includes 7 
adders for each code and each antenna is matched to aU codes. Thus, in case of 2x2 MIMO 
system, 56 adders are needed in addition to 8 multipliers, 4 square root and 2 dividers. After 
determining the used code, a number of mathematical operations are needed to recover the 
original signal. These operations are translated in hardware to 8 multipliers, 6 adders, 2 square 
roots and 1 comparator. In order to reduce this huge amount of resources, a nov el detection 
algorithm is proposed here. 
The new despreading algorithm is based on comparator and two up/down counters; counterO 
is used to count the matching if the received data is 0, and counterl is used to count the 
matching if the received data is 1. The comparator and the two counters are shared among aU 
antennas using pipeline technique. Since BPSK modulation is used at the transmitter side, 
where 0 is represented with 1 and 1 is represented with -1, the phase of the received data chips 
is compared against the phase for each local spreading code chips. If they have the same phase, 
counterO is incremented and at the same rime counterl is decremented. On the other hand, if 
they have different phase, counterO is decremented and at the same time counter 1 is 
incremented. After each code is matched with the incoming data, the counters values are stored 
in a temporary vector. Then the maximum value in this vector is located. If it belong to 
counterO, then the received signal represent 0 otherwise it represent 1, the index of the 
maximum value in the temporary vector wiU represent the index of the used code. Figure 5-7 
shows the flowchart for this detection algorithm. 
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Figure 5-8 Simulation comparison for MF despreading and optimized despreading 
algorithm 
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Since the detection is done for each antenna individually, the above algorithm is suitable for 
any number of antenna configuration and spreading code sequence. It can be used with other 
modulations such as quadrature phase shi ft keyed (QPSK) by changing the comparison 
operation only. It is also suitable for despreading both parity and permutation sequences without 
any modification. To validate the algorithm, a Matlab simulation is carried out for parity and 
permutation spreading. The simulation result is shown in Figure 5-8. It can be noticed that the 
proposed algorithm gives better results than detection with matched filter. 
The synthesis results for the proposed despreading algorithm shown in Table 5-3 reveals a 
significant reduction for the required hardware resources. Unlike the MF despreading where 
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multiplication, division and square root calculations extensively used, the new architecture uses 
only addition operations. 
Table 5-3 Consumed resources for optimized despreading 
Despreading with matched filter Optimized dispreading 
Resource 
Consumed Percentage ofVirtex 5 Consumed Percentage ofVirtex 
number resources number 5 resources 
Slice Registers 26273 91% 230 0% 
Slice LUTs 35312 122% 600 2% 
Block 15 25% 1 1.6% 
RAMIFIFO 
DSP48E 136 283% 0 0% 
5.4 Matrix inversion optimization: 
Matrix inversion is a complex operation that involves several steps with many mathematical 
operations to be done. Analytically [68] matrix inversion is done by using the adjoint matrix, 
adj(A), and determinant, det A to solve the following equation: 
A-1 = _1_ X adj(A) 
detA 
(5 .1) 
Adjoint Matrix of a square matrix is the transpose of the matrix formed by the cofactors of 
elements in the determinant. It is calculated in three steps (a) calcl;llate Minor for each element 
of the matrix, (b) form Cofactor matrix from the minors calculated and finally, (c) form Adjoint 
from cofactor matrix. For 4 x 4 or larger matrices the hardware implementation of the analytic 
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matrix inversion would be very complex requiring large resources and a lot of iterations to be 
executed which would reduce the overall performance of the system. As a result, other matrix 
inversion algorithms based on decomposition methods such as QR, LU and Cholesky have been 
proposed. However, these algorithms also present a high complexity for its hardware 
implementation. This fact is due to the use of at least two matrix operations, in addition to the 
decomposition. For instance, the QRD Gram-Schmidt Ortho-normalization method [70] uses 
square root, whereas the QRD Givens-Rotations [71] uses sine and co sine operations. 
GAUSS-JORDAN elirnination (GJ-elimination) algorithm is chosen for this work as it is a 
direct method that requires three element-based arithmetic operations, namely multiplication, 
additionlsubtraction and division. In this case, no square root operations are used; also no matrix 
multiplication is required, which in tum significantly reduce the hardware complexity. This has 
been reported lately in [68] for floating-point real numbers. In this section, more reduction in 
resources and execution time will be achieved by performing arithmetic operations on critical 
elements only and ignoring the calculation of the by-product elements that are known to be 
either 0 or 1 after computation. 
5.4.1 GAUSS-JORDAN algorithm 
GJ-elirnination calculates the inverse of a square matrix. By augmenting the matrix with the 
identity matrix of the same dimensions. Let A be n x n matrix, 1 the n x n identity matrix and X 
an n x n matrix of unknowns. The solution of the linear system AX = 1 gives as result X = A -1 . 
This is done in a number of iterations which is equal to the dimension n of the square matrix 
e.g. for 4 x 4 matrix it will need 4 iterations. In each iteration i the operations done on the 
augmented matrix [A 1] are: 
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Check the values of the pivot elements to make sure that they are nonzero elements and in 
case of a zero pivot element swap the row with zero in the pivot position with a row having a 
nonzero value in same position. 
For iteration i divide row i of the augmented matrix [A 1] by the pivot element in this row 
resulting in 1 at the pivot element location. 
Eliminate aIl the elements above and below the pivot element by multiplying row i by each 
of these elements and subtracting it from their rows respectively until aIl the elements above 
and below the pivot element are zeros 
Increment i and repeat the above 2 steps until i = n 
For example consider the 2 x 2 matrix A, where 
Matrix A is written on the left and the Identity matrix 1 on the right as follows . The result is 
caIled an augmented matrix. 
[~ 13 1 9 0 ~] 
Divide Row [1] by [2] (to give us a "1" in the desired position) this gives: 
Row [2] - 8 x Row [1] (to give us 0 in the desired position): 
This gives us our new Row [2] : 
[~ 6.5 0.5 0] 
-43 -4 1 
Divide Row [2] by -43 (to give us a "1" in the desired position): 
[~ 6.5 0.5 0] 1 0.0934 -0.02331 
Row [1] - 6.5 x Row [2] (to give us 0 in the desired position): 
This gives us our new Row [1]: 
[~ o -0.1047 1 0.0934 0.15120 ] -0.02331 
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Finally the Identity matrix is produced on the left. So we can conclude the inverse of the 
matrix A is the right hand portion of the augmented matrix: 




ln case of 4 x 4 input complex matrix conventional, GJ-elimination needs to perform 8 
complex division operations, 24 complex multiplication operations, and 24 complex add 
operations. These operations are repeated 4 times to pro duce the inverse matrix. However, the 
inverse matrix could be obtained by performing operations on critical elements only. The 
proposed architecture shown in Figure 5-9 consists of: 
• Complex multiplier. 
• Complex divider. 
• 2 Rams of32 bit width and 32 depth 
• Control unit. 
The complex multiplier and divider modules are build up using single-precision floating 
point multiplier, ad der and divider IP cores. 
Clock - -+- -f------------i 
Ena ble '-------' 










Figure 5-9 Proposed architecture for optimized GJ-elimination 
a. Complex Multiplier: 
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Consider two complex numbers al + jb! and az + jbz. The multiplicatîon operation 
between these 2 numbers is done in hardware by using 4 single-precision floating point 
multipliers and 2 single-precision adders as shown in Figure 5-10. 
b. Complex Divider: 
The division operation for two complex numbers is do ne in hardware by using 6 single-
precision floating point multipliers, 3 single-precision adders and 2 single-precision Floating-
Point dividers as shown in Figure 5-11 . 
c. RAM: 
Two Rarns are used to store the real and imaginary values of the input matrix and the 
identity matrix during the initialization phase and the results during the calculation phase. For 
4x4 Matrix the RAM depth is 32 and the width is 32 bit as single precision-floating numbers 
are used. 
bl 
i ~ Multiplier 










j ................ _ .. ,-- ---' 
i -- b'L / 1 Multiplier 
14 ~TP; 
L .. _ ... __ . __ >------1 
Figure 5-10 Complex multiplier architecture 
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Figure 5-11 Complex Divider architecture 
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d. Control unit: 
This is the main modul~ in the architecture. It consists of a finite state machine (FSM) that 
points to the address of the critical elements and ignore the addresses of the elements which are 
known to produce either 1 or 0 results according to GJ -elimination. Therefore, the reduced 
numbers of arithmetic operations per each iteration are 4 complex division operations, 12 
complex multiplication operations, and 12 complex add operations. These operations are 
exactly half the operations do ne in conventional GJ -elimination algorithm, for more illustration 
consider input matrix A, where 
(5.2) 
In which aij is the complex number in row i and column j. During the initialization phase, the 
control unit stores this input matrix and the identity matrix in the Ram so that the data stored in 
RAMare 
[aoo aOl a02 a03 1 0 0 0] [Al] = al0 al! a12 a13 0 1 0 0 (5.3) 
a20 a21 a22 a23 0 0 1 0 
a30 a31 a32 a33 0 0 0 1 
The whole process would fail if there is a zero value in the pivot element location. 
Therefore, the control unit start by checking the values of the pivot elements to make sure that 
they are nonzero elements. In case of a zero pivot element, the problem is solved by swapping 
the row with zero in the pivot position with a row having a nonzero value in same position (This 
process is compensated at the end by swapping the colurnns whose numbers are the same as the 
swapped rows). Then the GJ algorithm starts. 
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As discussed earlier, the control unit would then perforrn the arithrnetic operations only on 
the critical elements. Thus the operations for iteration number one are 
Division for iteration 1 : 
a03 0 0 0] 
a13 0 1 0 0 
aZ3 0 0 1 0 
a33 0 0 0 1 
The element aoo is the divisor element and the shaded elements are the dividends 
Multiplication for iteration 1: 





The element alO is the multiplier and the shaded elements in row 1 are the multiplicands 
Addition for iteration 1: 
(5.6) 
Row 1 is subtracted from Row 2 to elirninate alO , then the multiplication and addition is 
repeated to remove aZO and a30after that we move to iteration 2. 
The control consists of 6 phases and a load state. Each phase consists of 3 states. These 
phases are: initialization phase, division phase, multiplication phaseO, multiplication phase! , 
multiplication phase2 and multiplication phase 3. In the initialization phase, the FSM stores the 
input data (input matrix) . Then, it sets the zeros of the identity matrix and the ones of the 
identity matrix. By the end of the initialization phase, the input matrix is stored with the identity 
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matrix. During the division phase, the FSM stores the pivot element of a given row then divides 
the main 4 elements of the row with the stored element. It sends the result to each of the 4 
multiplication phases where each phase represents a row. It is multiplied by the negative of the 
pivot element in each row and added to the same row. The whole process is repeated 4 times. 
The inverse of the 4 x 4 matrix is calculated. Then, finally, the FSM goes to the load state 
where a done signal is asserted to indicate the completion of the inversion process. 
The proposed architecture can be used for any square matrix size. The only change in the 
architecture will be the RAM size and the rime required to finish the operations. A timing 
constrain of IOns was set on the system clock as we used a dock of 100 MHz. The algorithm 
has been validated within Matlab and the design successfully met the constraint. It has also 
showed the possibility of operaring at higher frequency as the synthesize report shows Clock 
period: 3.801ns (frequency: 263.116MHz). The suggested architecture performs the 4x4 matrix 
inversion in 608 clock cycles which is less than the number of clock cycles offered by QR 
decomposition for 32-bit in [68] and [72] . 
[68] Shows the same matrix inversion done analytically in nearly more than 700 dock 
cycles. Finally [72] used QRD for 4x4 matrix inversion and the design needed more than 1000 
dock cydes to finish the inversion. 
. Table 5 shows the required resources for building the architecture for different matrix sizes 
and the percentage of consumed resources from Virtex 5 LX50T. 
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Table 5: Consumed resources for proposed matrix inversion architecture 
Resource 4x4 8 x 8 16 x 16 
Matrix Matrix Matrix 
DSP48E 10 10 10 
16x 32 single port 2 4 8 
RAM 
64 x 32 dual port 2 4 8 
RAM 
Slice Registers 3048 4321 5430 
Slice LUTS 4476 7396 10316 
Number of dock 608 1204 2420 
cycles 
The consumed DSP48E's are fixed as the complex arithmetic circuits are the same for aU 
matrÎx dimensions. The Table also shows nearly halfthe resources used in reference [73] where 
it consumes total of 22 DSP48 and 8549 LUTs for 4X4 matrix. 
Before introducing the Fixed-Point architecture, the proposed optimization techniques have 
been applied for the implementation of complete Transceiver system using Floating-Point 
representation. Table 5-4 shows hardware resources requirements comparison between 
optimized and non-optimized design. The indicated results dearly show that the proposed 
optimizations have greatly reduced the resources consumptions and made it possible to port the 
design on a single Virtex 5 FPGA chip. The timing requirements have also been reduced as 
shown in Table 5-5, this is due to the elimination of multiplication operations in the despreading 
unit and the division operations in the matrix inversion unit. Further reduction for resources 
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requirements will be introduced in the next section by using Fixed-Point representation to 
implement the Transceiver architecture. 
Table 5-4 Consumed resources for Floating-Point non-optimized Vs optimized 
Transceiver 
N on-optimized Optimized 
Consumed Percentage of Consumed 
Percentage of 
Resource 
number Virtex 5 number Virtex 5 
resources resources 
Slice Registers 87540 303% 26712 92% 
1 
Slice LUTs 95300 330% 26800 92% 
Block 24 40% 24 40% 
RAM/FIFO 
DSP48E 232 483% 48 100% 
Table 5-5: Timing summary for Floating-Point non-optimized Vs optimized Transceiver 
N on-optimized Optimized 
Minimum period 6.047ns 4.84 ns 
Maximum frequency 165.378MHz 206.6 MHz 
Maximdelay 5.622ns 4.12 ns 
5.5 Fixed point architecture: 
Hardware implementation for Floating-Point arithmetic has generally been considered much 
less efficient than fixed-point designs. Most of the MIMO-OFDM algorithm implementations 
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are done in fixed-point representation due to its smaller size. However, quantizing a floating-
point mode1 causes a 10ss in performance, and the maximum allowed performance 10ss needs to 
be defined before starting the quantization of the RTL model. For this reason the floating-point 
Matlab model needs to be converted into fixed-point mode1, in order to measure this 
performance 10ss and tnvestigate the tradeoffs between BER performance and area reduction. 
Initially the signaIs amplitude is determined by the floating-point Matlab model. This in tum 
gives an upper bound for the word length of the fixed-point model. The maximum allowed 
performance loss shou1d be considered as an "error budget." Almost each signal, which is 
quantized, consumes a part of the budget. A big part of the budget can be distributed over the 
various top-Ievel signaIs proportiona1 to the hardware cost of the functions, which are 
influenced by the quantization. 
Figure 5-12 shows the relationship between the fixed-point word length and BER 
performance. Optimum word length can be selected from the graph. Large word length reduces 
error. However, it increases hardware costs. On the other hand, short word length decreases 







Figure 5-12 Word length VS BER performance for MIMO-OFDM quantization 
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Generally there are two approaches for word length optimization; the first one is the 
analytical approach where the error model for feedback systems -is quantized. However, it is 
difficult to develop analytical quantization error model of adaptive or non-linear systems. The 
second approach and the one used in this project is simulation-based where the word length is 
chosen while observing error criteria and the process is repeated until word length converges. 
Since FPGAs IP cores are optimized for certain quantization word length, when it is used in 
the implementation of specifie modules, it is not necessary to reduce the quantization of the 
internaI signaIs ofthese modules to a number of bits less than the IP core size. For example, In 
case of Xilinx Virtex5 FPGAs, the multipliers are 25 X 18 bits. Hence, the first artempt for 
quantizing the internaI signaIs of the multipliers modules is therefore 25 bits. The same FPGA 
family also supports dedicated RAMs which are 32-or-64 bit wide. Hence, data stored in these 
RAMs is allowed to be 64-bit wide without additional hardware cost. 
Figure 5-13 shows the fixed-point design methodology. It starts by performing the 
quantization of the top-Ievel signaIs. One signal at a time is quantized. Each artempt needs to be 
simulated. After all top-Ievel signaIs are quantized, the top-Ievel entities are quantized. Each 
top-Ievel entity is assigned a part of the rest of the performance decrease budget, based on the 
hardware cost fonction. Quantizing the internaI signaIs of a top-Ievel entity is aimost 
independent of the internaI quantization of other top-Ievel entities. Again, the quantization 
values which are not easily derived from already quantized signaIs need to be checked by 
simulation. 
Quantization in Matlab is performed using fonction calls. It is very important that identical 
fonctions are available for hardware implementation. The two design representations should be 
identical at the bit level. Each top-Ievel block which is converted to hardware needs to be 
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simulated and compared with the flXed-point Matlab mode!. The maximum perfonnance 
degradation is set to 0.5 dB when the Bit Error Rate (BER) is less than 0.001. Each block was 
quantized separately and the word Lengths with the corresponding degradation were noticed. 
After that, the fixed-point blocks were simulated together and the word lengths were changed 
slightly according to the degradation constraints mentioned above. Figure 5-14 shows the 
simulation results for MIMO-OFDM receiver with 8, 10 and 12 bits Fixed-Point representation, 
it could be observed that 12 bits representation satisfy the maximum perfonnance degradation 
which is set at 0.5dB. 
A complete real-time MIMO-OFDM Transceiver is implemented using the above proposed 
optimizations and 12 bits Fixed-Point representation. Table 5-6 introduce the hardware resource 
requirements comparison between Floating-Point and Fixed-Point models for the complete 
Transceiver design. The redüction in recourses requirements due to quantization could be 
c1early identified. Post place & route simulations are carried out to make sure that the optimized 
design is meeting the design constraints. Finally, the onboard verification is conducted using 
Matlab co-simulation and the proposed design platfonn. In this final step, the data is generated 
by Matlab and sent to the FPGA through the proposed UART interface module for processing, 
then received back in Matalb for verification. The co-simulation result has proven to be 
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Figure 5-14 Matlab simulation for MIMO-OFDM recelver with Fixed-Point 
representations 
Table 5-6: Consumed resources for optimized Transceiver with Floating-Point Vs Fixed-Point 
Floating-point 12-bit Fixed point 
Resource 
Consumed Percentage ofVirtex Consumed Percentage ofVirtex 
number 5 resources number 5 resources 
Slice Registers 26712 92% 18364 63% 
Slice LUTs 26800 92% 25070 83% 
Block RAMlFIFO 24 40% 20 33% 
DSP48E 48 100% 28 58% 
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5.6 Conclusion 
In order to reduce the hardware resources requirements for the proposed MIMO-OFDM 
architecture, several optimization techniques have been introduced in this chapter. First, a 
pipelined architecture in which only one IFFT IFFT block is shared among ail 
transmittinglreceiving antennas saves more than 30 percent of the hardware resources while 
maintaining the same data rate. Second, an efficient low complexity algorithm for despreading 
unit based on counters and comparators is proposed. While the despreading unit based on 
matched filter consumes a great amount of resources , the proposed despreading algorithm 
produced a significant reduction for hardware resources requirements. Third, to reduce the 
channel equalization, an optimized architecture for complex matrix inversion using GJ-
elimination is introduced. The proposed architecture performs the GJ -e1imination for complex 
" 
matrix by calculating the critical elements only it results in a reduced hardware resources and 
execution time. Finally, Fixed-Point FPGA architecture is introduced. the maximum allowed 
performance loss due to quantization is defined, then the tradeoffs between BER performance 
and area reduction are investigated and the final results are introduced and analyzed. 
Chapitre 6 - Summary and future work 
6.1 Summary 
The increasing demand of high speed data transmission over wireless communication 
channel caUs for advanced wideband transmission techniques as well as suitable detection 
algorithms at the receiver side. MIMO is combined with OFDM in order to use the limited radio 
spectrum more efficiently. MIMO-OFDM has the ability to provide more reliability and 
robustness to transmission in the wireless environment. Many coding schemes are proposed in 
literature to code the transmitted MIMO-OFDM symbols over space, time, and/or frequency in 
order to increase the system diversity and mitigate the wireless channel impairments. However, 
most of these reported schemes are not realistic in terms of hardware implementation due to the 
high computational complexity of the decoding algorithms. In addition to that, those schemes 
are designed for single user and not suitable for multiple access. 
In this thesis, a novel transmission coding scheme is proposed for MIMO-OFDMA to 
support multiple access and greatly reduce the detection algorithm complexity. In this scheme, 
each user is assigned a unique set of orthogonal spreading codes. The user' s data are spread 
over multiple antennas, OFDM symbols, and subcarriers. The selection of the spreading code is 
done using either parity or permutation techniques. This in tum reduces the detection 
complexity; since the determination of the spreading code at the receiver side directly identifies 
the transmitted data block from the corresponding user. In addition to that, the increased 
diversity obtained by spreading the transmitted signal over three domains has produced a 
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significant BER performance improvement in the existence of frequency selective fading 
channels. Furthermore, the system allows flexible data rates and efficient user multiplexing. 
Hence, better spectrurn efficiency is achieved. 
MatIab simulations are carried out to evaluate the BER performance of the proposed system 
for different antenna configuration, spreading code length, channel equalizations, and multi-user 
access. Simulation results have showed that the new scheme provides better performance as 
compared to conventional MIMO-OFDM with STBC duo to its capability of maintaining 
maximum achievable diversity on the receiver side. 
MIMO-OFDM is computationally challenging system and reqUIres a development 
environment that enables modeling the entire system accurately while taking into consideration 
large number of parameters. The second contribution of this thesis is the introduction of a 
systematic design methodology and real-time prototyping platform. Unlike most of the reported 
design in literature where MatIab model is converted into Simulink (RTL) model by means of 
schematic entry to validate the architecture functionality, then Simulink model is converted to 
VHDL to be ported to FPGA chip. In the proposed methodology, the MatIab model is directly 
converted to VBDL and ported to the FPGA chip, as a result significant time has been saved in 
the design process due to the elimination of intermediate conversion. UART is used to 
effectively manage the communication between Matlab and the FPGA board to perform co-
simulation between the ported design and Matlab. UART core functions are implemented using 
VHDL and integrated into the MIMO-OFDM FPGA chip. The function of the UART interface 
is validated and the synthesis results showed that it consumes less than 1 % of the total hardware 
resources of the target FPGA chip. 
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Floating-Point FPGA architecture for the proposed MIMO-OFDM algorithms has been 
developed and integrated with the proposed platform. It has been divided into smaUer blocks 
and the Floating-Point baseband RTL architecture for each module is described in details. 
MatlabNHDL co-simulation was conducted for each block to verify the functional and 
behavioral validity of the code-mapping. The synthesis results for the initial proposed 
architecture reveals huge resources requirements. Hence, the third contribution of this thesis is 
the proposaI of different optimization techniques in order to reduce the system complexity and 
save hardware resources, time and power requirements. Among those optimization methods that 
are introduced : 
• A pipelined architecture in which only one IFFTIFFT block is shared among aU 
transmitting/receiving antennas. The proposed architecture saves more than 30 percent 
of the hardware resources while maintaining the same data rate. 
• An efficient low complexity algorithm for dispreading unit based on counters and 
comparators in order to be used in the receiver for data decoding. While the dispreading 
unit based on matched tilter consumes a great amount of resources, because it 
incorporates several arithmetic operations such as multiplication, division and square 
root calculation. The proposed dispreading algorithm greatly reduces the hardware 
resources requirements because it only uses counters, comparators and basic control 
logic. 
• An optimized architecture for complex matrix mverSlOn usmg GAUSS-JORDAN 
elimination (GJ-elimination) to be used in MIMO-OFDM receiver is proposed. The 
proposed architecture performs the GJ-elimination for complex matrix element by 
element. Only critical arithmetic operations are calculated to get the needed values 
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without performing aIl the arithmetic operations of the GJ-elimination algorithm. The 
algorithm results in a reduced hardware resources and execution time. 
• Finally, Fixed-Point FPGA architecture is developed, where the maximum allowed 
performance loss due to quantization is defined, then the tradeoffs between BER 
performance and area reduction are investigated. 
6.2 Future work 
The work in this thesis has focused on the design of MIMO-OFDM transmission scheme 
and data detection algorithms in addition to the hardware architecture optimization. While the 
research is comprehensive, there remains further work which could be done to further enhance 
system performance and real time operation. Specifically, adaptive coding, adaptive 
modulation, and integration with channel estimation. 
6.2.1 Adaptive coding 
The proposed transmission scheme is most effective in highly mobile and harsh channel 
conditions, which in turnjustify the data rate reduction due to spreading. However, in situations 
where the channel condition is not severely scattered, the system could use different coding 
scheme that has less effect on the data rate reduction and lower computational complexity at the 
receiver side. The channel status could be acquired by the transmitter through a feedback from 
the receiver to the transmitter. 
6.2.2 Adaptive modulation 
If the modulation order at the transmitter is adjustable, the system will have the capability to 
achieve the best performance through the channel. The system adapts the modulation scheme to 
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suit the transmission environment in order to maximise the channel capacity. In this thesis, the 
proposed algorithms and implementations are investigated for BPSK modulation. However, the 
effect of other modulation scheme such as QPSK and QAM on both algorithmic and hardware 
architectural needs further analysis. 
6.2.3 Integration with channel estimation 
The proposed system assumed the existence of CSI at the receiver side, however channel 
estimation module has not been considered in this thesis. Blind channel estimation technique is 
suitable for slow time varying channels and requires high complexity algorithms at the receiver. 
On the other hand, pilot aided channel estimation algorithms have lower implementation 
complexity and could be used with different types of channels. However, the pilot insertion 
within the transmitted signal reduces the transmission data rate. As a result, pilot aided channel 
estimation algorithms are considered more suitable for the proposed MIMO-OFDM system. A 
comparative analysis between different algorithms need to be conducted, while the trade-offs 
between bandwidth efficiency and accurate estimation are considered. Finally, the hardware 
architecture of the selected algorithms needs to be developed and integrated with the proposed 
architecture for MIMO-OFDM. 
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Appendix A - Functional Simulation 
Transmitter function simulation: 
In order to verify the operation of the transmitter module a test bench was written for 
the transmitter. The same input data used in the Matlab model were used as an input for the 
transmitter hardware model. In Matlab model the data sequences from antenna 1 and 
antenna 2 for the first iteration were given as : 
1 0 1 0 1 0 1 101 111 1 1 100 1 1 0 100 
110111001101100001000101 
This data sequence was written in the test bench as an input for the MIMO-OFDM 
transmitter sub-system and the system dock was set to 100MHZ (10 ns). The function 
simulation output is presented in hexadecimal format for single-precision Floating-Point 
numbers. Figure A-1 and Figure A-2 show that the hardware mode1 of the transmitter sub-
system gives exactly the same results were compared to the Matlab model. 
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Figure A-I Simulation input to the MIMO transmitter Sub-system 
Figure A-2 Simulation output of the MIMO transmitter sub-system 
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Receiver function simulation: 
At the receiver side, the transmitted data in addition to the channel noise generated by 
Matlab was used in the VHDL test bench as an input for the receiver sub-system. Both 
parity and permutation despreading are tested separately. First each despreading unit was 
simulated before simulating the whole receiver. This was done by writing a test bench to 
feed the despreading unit with spreaded data and observe the output. Figure A-3 to Figure 
A-6 show that the despreading unit is producing the expected output. 
Figure A-3 Simulation input to the parity despreading 
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Figure A-4 Simulation output from the parity despreading 
Figure A-5 Simulation input to the permutation despreading 
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Figure A-6 Simulation output of the permutation despreading 
After verifying that the despreading units are functioning correctly, simulation for the 
whole receiver system was done. Figure A-7 to Figure A-lO show that the receiver unit is 
producing the expected output. 
Figure A-7 Simulation input to the parity receiver sub-system 
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Figure A-8 Simulation output of the parity receiver sub-system 
Figure A-9 Simulation input to the permutation receiver sub-system 
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Figure A-lO Simulation output of the permutation receiver sub-system 
Annexe B - Résumé de la thèse en français 
Dans cette thèse, un nouveau transmetteur/récepteur MIMO-OFDM (Multiple-Input Multiple-
Output - Orthogonal Frequency Division Multiplexing) a été développé afin de permettre l'accès 
multiple à travers de multiples antennes, sous-porteuses, trames OFDM, et utilisateurs via un 
code commun. Cela permet d'obtenir une meilleure efficacité spectrale tout en améliorant la 
performance du taux d'erreur (BER). Le plan proposé utilise le bit de parité sélectionné ou bien 
les techniques de permutation pour choisir le code d'étalement sur le transmetteur. Ainsi, la 
complexité de détection au récepteur se réduit significativement sous l'effet d'une identification 
du code d'étalement en obtenant directement les symboles de données transmises. De plus, cette 
thèse propose une implémentation matérielle des algorithmes proposés. La seconde contribution 
de cette thèse consiste à introduire une méthodologie de conception systématique ainsi qu'une 
plateforme de prototypage temps réel. Une conversion de chaque algorithme suggéré de Matlab 
en programme prêt à implémenter sur la plateforme de prototypage cible FPGA est alors 
possible d'une façon systématique. En visant la réduction d'espace, de temps et de 
consommation, des techniques d'optimisation de l'architecture matérielle sont abordées. Parmi 
celles-ci, on propose notamment une architecture pipeline où un seul bloc IFFTIFFT est partagé 
par toutes les antennes émettrices/réceptrices; un algorithme efficace à basse complexité pour le 
désétalement à base de compteurs et comparateurs; et une architecture optimisée pour 
l'inversion de matrices complexes utilisant l'élimination de Gauss-Jordan (élimination GJ). 
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Afin d'augmenter le débit binaire et la robustesse des liaisons montantes, les systèmes 4G 
utilisent les systèmes MIMO combinés à l'OFDM. L'avantage d'un système MIMO réside dans 
le fait qu'il peut atteindre un débit plus élevé que celui marqué par un système SISO sur la 
même bande passante et pour la même capacité de transmission. Les systèmes sans fil MIMO 
envoient et reçoivent les informations VIa deux ou plusieurs antennes. Les sIgnaux se 
réfléchissent contre les objets de l'environnement en créant des chemins multiples. Dans les 
systèmes usuels, ces multi chemins engendrent des interférences et affectent la portée et la 
qualité du signal. En revanche, les systèmes MIMO combinent les chemins multiples nuisibles 
et les signaux d'utilisateurs pour diminuer les interférences ; et par conséquent, augmenter le 
débit de transmission de données et réduire le taux d'erreur (BER) d'une façon plus efficace que 
les systèmes SISO. De plus, la communication MIMO est destinée aux systèmes large bande au 
sein desquels les évanouissements sélectifs en fréquence sont présents; ce qui rend inévitable la 
présence d' interférences intersymboles. Pour diminuer l'effet de ce dernier et simplifier 
l'égaliseur, MIMO est combiné à l'OFDM afin de transformer le canal sélectif en fréquences en 
un ensemble de canaux parallèles à évanouissement uniforme. La transmission par MIMO-
OFDM est utilisée soit pour augmenter la robustesse du système soit pour améliorer le débit 
binaire. Dans un milieu avec beaucoup de dispersion, la diversité de transmission joue un rôle 
important pour maintenir la robustesse du système de communication sans fil. Les systèmes de 
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transmission qui se servent de la diversité utilisent la dimension spatiale pour ajouter de la 
redondance et maintenir, en conséquence, le débit binaire équivalent à celui d'un système SISO-
OFDM afin d'accroître la performance BER. Le codage spatio-temporel génère une redondance 
en codant à travers les dimensions temps et espace ; le STBC (Space-Time Block Code) 
représente sans doute le codage le plus commun qui emploie le codage spatio-temporel (STC). 
D'autre part, le multiplexage spatial (SDM) est employé au cas où l'algorithme utilise 
différentes antennes pour transmettre des symboles à travers le canal sans redondance. Les 
systèmes SDM sont utilisés si l'on vise essentiellement l'augmentation des débits binaires. 
Ni le codage SDM ni le codage STC ne peut réaliser une diversité multi chemins et les deux 
ont été proposés pour des canaux à évanouissement uniforme. ils ne sont pas appropriés aux 
canaux à évanouissement sélectif en fréquence. Ces deux problèmes peuvent être résolus en 
introduisant plus de diversité en fréquences au système. MIMO-OFDM offre l'opportunité de 
coder les symboles transmis à travers différentes antennes ( espace) et diverses sous-porteuses 
(fréquence). Ce codage est connu sous le nom SFBC (Space-Frequency Block Code). Il permet 
l'exploitation de la diversité multi chemins. Le STFBC (Space-Time-Frequency Block Code) est 
un autre procédé de codage, tridimensionnel, à travers l'espace. Les deux types de codage ont 
été récemment proposés dans la littérature. Néanmoins, la complexité du système demeure un 
obstacle majeur compte tenu de la complexité du décodage qui en résulte. De plus, la majorité 
des codes ST /SF existants sont destinés aux systèmes à utiUsateur unique seulement. Pour les 
canaux à accès multiple, les codes ST/SF sont alors alloués séparément à chaque utilisateur, ce 
qui réduit le taux de transmission. Dans le cas d'un MIMO-OFDM conventionnel, par exemple, 
les utilisateurs sont séparés puis distribués sur différentes bandes de fréquences (sous-canaux), 
et chacun d'eux est codé séparément via STBC ou SFBC. Ceci mène à une chute du débit 
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binaire directement proportionnelle au nombre d'utilisateurs. Les rrusons susmentionnées 
impliquent l'introduction d'un nouveau schéma de transmission qui permet l'accès multiple par 
l'intermédiaire d'une conception de codes conjoints sur multiples antennes, sous-porteuses 
OFDM, et utilisateurs. 
L'amélioration significative de la performance des systèmes MIMO-OFDM est au détriment 
d'un décodage complexe à la réception. Par exemple, l'accroissement linéaire du débit binaire 
en fonction du nombre minimal d'antennes sur le transmetteur et le récepteur, dans un 
multiplexage spatial, n'est pas accompagné d'une simple augmentation linéaire de la complexité 
du décodeur, indépendamment de la nature des algorithmes utilisés. En outre, maximiser les 
avantages potentiels de la technologie d'antennes multiples nécessite de faire appel à des 
algorithmes plus complexes, approchant voire surpassant les limites technologiques et 
économiques de la technologie des circuits intégrés. 
Selon la loi de Moore, la densité des transistors double chaque deux ans, ce qui limite le 
taux d'amélioration de la performance du système. D'un autre côté, et selon la loi de Shannon, 
l'évolution de la complexité des algorithmes est plus rapide que celle de la densité des puces 
visant à atteindre une capacité de canal maximale. Cela crée un vide entre la complexité des 
algorithmes et la performance matérielle, ce qui rend inévitable de penser à un design efficace 
assurant des architectures aussi compactes et puissantes qu'économiques. 
Le détecteur, s'occupant de la séparation des flux de données multiplexées spatialement, est 
la composante la plus complexe d'un récepteur MIMO-OFDM. Seul l'ordre de complexité des 
algorithmes du récepteur MIMO-OFDM a été examiné ; toutefois, cela n'est adéquat qu'en cas 
de comparaisons qualitatives entre les différents algorithmes de décodage. Les résultats d'une 
telle analyse ne sont pas particulièrement pertinents à l'implémentation du système. D 'un autre 
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côté, une analyse plus approfondie du niveau de complexité des algorithmes a été développée 
pour l'implémentation dans un processeur de signal numérique (DSP). Cependant, les 
implémentations DSP ne répondent pas aux exigences (par rapport aux débits) des systèmes 
MIMO-OFDM à large bande actuels et émergents. En conséquence, une mise en œuvre sur 
FPGA est requise pour l'implémentation d'algorithmes de décodage complexes. Également, des 
développements additionnels de systèmes MIMO-OFDM à haut débit et large bande sont requis 
afin de s'assurer que le seul facteur à influencer la performance du système est la capacité du 
canal sans fil et non la technologie. Habituellement, les développeurs d'algorithmes et les 
équipes de conception matérielle travaillent indépendamment les uns des autres. Ceci explique 
l'impossibilité d'implémenter à temps réel beaucoup d'algorithmes proposés, jugés irréalistes 
pour ce genre de mises en œuvre à cause de leur niveau de complexité ainsi que leurs problèmes 
de stabilité numérique. Cette thèse propose un environnement de développement permettant aux 
concepteurs de modéliser, d'une façon précise, un système complet. Cela comprend également 
le comportement et les interactions des sous-systèmes matériels et logiciels qui représentent les 
paramètres de la plateforme système. 
B.2.2 Objectifs de la thèse 
Cette thèse vise à proposer des algorithmes performants avec un niveau de complexité 
réaliste ainsi que des architectures FPGA optimisées pour un émetteur-récepteur MIMO-
OFDM. Tout d'abord, pour réduire la complexité de l'algorithme de détection au récepteur et 
améliorer la performance du MIMO-OFDM, un nouveau schéma de transmission pour ce 
dernier basé sur l'étalement à bit de parité sélectionné et à bloc de permutation est proposé. Les 
données transmises, dans ce schéma, sont codées en espace, en temps et en fréquence. Le 
codage se fait par l'intermédiaire d'un code d'étalement dont le choix est déterminé par les bits 
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de parité du vecteur message transmis à travers les antennes multiples. Le schéma proposé 
permet l'accès multiple par l'intermédiaire d'une conception conjointe des codes à travers les 
antennes multiples, les sous-porteuses OFDM, et les utilisateurs. Une diversité combinée en 
espace, temps et fréquence permettent aux utilisateurs de partager les sous-porteuses à un 
niveau acceptable d'interférence multi utilisateurs. Ainsi, une meilleure efficacité spectrale est 
atteinte tout en améliorant la performance en taux d'erreur sur les bits (BER) en fonction du 
rapport signal sur interférence. 
Le deuxième objectif consiste à développer un environnement de prototypage temps-réel. 
Dans la plateforme proposée, la communication Matlab-FPGA est gérée directement par 
l'entremise du protocole UART (Universal Asynchronous Receive and Transmit). Dans cette 
thèse, les fonctions de base de l'UART sont implémentées à l'aide du VHDL puis intégrées au 
système afin d'obtenir une transmission de données compacte, stable et fiable; et obtenir ainsi 
une plateforme de conception matérielle complète pour un système MIMO-OFDM. 
Le troisième objectif est de développer une architecture FPGA à virgule flottante pour le 
système émetteur-récepteur MIMO-OFDM proposé. L'architecture proposée est divisée en sous-
modules où des optimisations adéquates sont suggérées afm d'atteindre une optimisation globale 
de l'architecture. 
B.2.3 Organisation de la thèse 
Le premier chapitre traite de la motivation et des objectifs de la thèse. Le deuxième chapitre 
fournit une vue d'ensemble des systèmes de transmission OFDM y compris leurs modèles 
mathématiques, leurs avantages et inconvénients. Ensuite, la combinaison MIMO-OFDM est 
décrite et le modèle qui en résulte est introduit, suivi par une vue exhaustive des techniques de 
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détection MIMO, leurs performances en terme de BER ainsi que leurs analyses de complexité. 
Enfin, les schémas de transmission MIMO-OFDM sont abordés. Le chapitre 3 présente le 
nouveau plan MIMO-OFDM basé sur l'étalement à bit de parité sélectionné et à bloc de 
permutation. Un modèle mathématique de la technique proposée est fourni et des simulations 
sont présentées pour de différentes antennes d'émission et de réception, de différentes 
modulations, de diverses longueurs de code, et de différentes techniques d'égaliseur. Dans le 
chapitre quatre, une méthodologie de conception FPGA pour les systèmes MIMO-OFDM est 
présentée permettant la conversion des algorithmes proposés pour qu'ils soient exploitables sur 
la plateforme de prototypage. De plus, des implémentations détaillées pour un environnement 
de prototypage temps réel basé sur l'UART sont également présentées. Parallèlement, les 
désavantages potentiels de chaque module sont fournis. Les résultats de la synthèse, incluant 
l'usage des ressources matérielles, la latence, et la consommation sont présentés puis analysés. 
Finalement, les résultats de la vérification fonctionnelle des principaux modules du système 
sont introduits. Le chapitre 5 propose et décrit le processus d'optimisation. Des architectures 
efficaces et optimisées sont proposées et conçues pour les modules fonctionnels clés du 
système. Ces designs efficaces comportent une architecture pipeline pour les modules 
IFFT/FFT, une architecture à faible complexité pour le module de dés étalement, et une 
architecture à faible complexité pour l'inversion des matrices par élimination GJ. Finalement, le 
design est converti, en sa totalité, en une représentation à virgule fixe; les compromis 
performance - réduction d'espace sont examinés. Une conclusion générale de la thèse est faite 
dans le chapitre six qui récapitule les principaux résultats, mais aussi traite quelques questions 
ouvertes qui feraient l'objet de futures recherches. 
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B.3 MIMO-OFDM avec étalement à bit de parité sélectionné et à permutation 
L'idée d'appliquer une transformée linéaire pour étaler l'énergie des symboles transmis à 
travers les sous-porteuses de l'OFDM, afIn de profIter des avantages de la diversité, a été 
réalisée en divisant l'ensemble des sous-porteuses en plusieurs blocs à travers lesquels les 
symboles de données sont étalés. L'exploitation de la diversité multi chemins est possible en 
représentant les symboles sur les sous-canaux. Néanmoins, la complexité du système demeure 
un . obstacle majeur compte tenu de la complexité du décodage qui en résulte. Par exemple, 
lorsque la taille du bloc M n'est pas très grande, l'estimation du maximum de vraisemblance 
(ML) peut être utilisée pour la détection. Lorsque M est grande, la complexité de détection ML 
augmente exponentiellement avec M. AfIn de réduire la complexité, des méthodes sous-
optimales spécifIques sont utilisées, telles que le décodage sphérique. De plus, la majorité des 
codes ST/SF existants sont destinés aux systèmes à utilisatèur unique seulement. Pour les 
canaux à accès multiple, les codes ST /SF sont alloués séparément à chaque utilisateur, ce qui 
réduit le taux de transmission. 
Dans cette thèse, un nouveau schéma de transmission basé sur un système MIMO-OFDM 
codé en STF combiné à des méthodes d'étalement à bit de parité sélectionné et à bloc de 
permutation est proposé et illustré dans la Figure B-l . Le symbole de données à transmettre par 
chaque antenne est étalé grâce à un code d'étalement dont le choix est déterminé par le bit de 
parité du vecteur du message transmis à travers les antennes multiples. Du coté récepteur, 
illustré dans la Figure B-2, la détection de données se fait grâce aux corrélateurs attribués aux 
différents codes utilisés par le transmetteur. Une fois le code d'étalement est identifIé au premier 
stade, la possibilité d'erreur relative à la détermination du bon bloc d'informations devient très 
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réduite. Autrement dit, la probabilité d'erreur est largement dominée par les erreurs dues à la 
détermination erronée d'une séquence d'étalement. 
User 1 
V 
Subcarrier 1 -1 OFDM 1 1 
Mapper I~ Modulator 2 
r---~-~ 
Userk 
Figure B-I 4X4 Transmetteur MIMO-OFDM avec étalement à bit de parité sélectionné 
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Figure B-2 Récepteur MIMO-OFDM pour étalement à permutation et à bit de parité 
sélectionné pour Nr = 4 
Le système proposé permet des débits binaires flexibles et un multiplex age utilisateur 
efficace, requis pour les systèmes de communication sans fil de la prochaine génération. Dans le 
cas d'un système MIMO-OFDM, les utilisateurs sont séparés sur différentes bandes de 
fréquences (sous-canaux), et chacun d'eux est codé séparément via STBC ou SFBC, ce qui 
mène à une réduction du débit binaire lorsque le nombre d'utilisateurs augmente. Le nouveau 
schéma permet une diversité combinée de l'espace, du temps et de fréquence en permettant aux 
utilisateurs de partager les sous-porteuses à un niveau acceptable d'interférence multi 
utilisateurs. Ainsi, une meilleure efficacité spectrale est atteinte lors de l'amélioration de la 
performance du taux d'erreur (BER) en fonction du rapport signal sur interférence. 
B.3.2 Résultats de simulation numérique 
La Figure B-3 présente une comparaison de la performance BER d'un système 
conventionnel STBC MIMO-OFDM à celle du système MIMO-OFDM proposé (système 
d'étalement à permutation ou à bit de parité sélectionné) pour une configuration 2x2. Les 
courbes démontrent clairement l'avantage du schéma proposé. D'autres scénarios de simulation 
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Figure B-3 La perfonnance BER pour un OFDM MIMO 2X2 avec étalement à bit de 
parité sélectionné, à pennutation, et STBC Almouti 
B.4 Conception et Implémentation FPGA du système MIMO-OFDM proposé 
Les détails de l'implémentation du système MIMO-OFDM proposé sont présentés pour une 
configuration 2x2. La méthodologie de conception du prototypage rapide pour une 
représentation à virgule flottante est introduite. Cette implémentation offre une haute précision, 
ce qui pennet de vérifier le bon fonctionnement du design implémenté comparé au modèle 
Matlab. De plus, les dépendances de données peuvent être identifiées par l'intennédiaire du 
modèle initial RTL à virgule flottante, avant la phase d'optimisation. Par la suite, une 
platefonne de conception matérielle temps réel est proposée. Elle supporte la simulation HIL 
(Hardware-in-the-Ioop) pour les algorithmes MIMO-OFDM. Sur cette platefonne, le module 
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UART est conçu et intégré sur la même puce FPGA pour mettre en place une communication en 
série entre Matlab et la carte FPGA. Ensuite, l'architecture FPGA de l'émetteur-récepteur 
MIMO-OFDM est introduite. Cette architecture est divisée en sous-modules et le design détaillé 
de chacun est proposé. Par après, les résultats de l'implémentation tels que l'utilisation des 
ressources matérielles et l'analyse temporelle sont présentés et discutés. Une fois 
l'implémentation FPGA de l'émetteur-récepteur MIMO-OFDM proposé est introduite, plusieurs 
options d'optimisation sont proposées pour réduire l'espace, la consommation et le temps 
d'exécution. On recommande également, dans ce contexte, une architecture pipeline dans 
laquelle un seul bloc IFFTIFFT est partagé par toutes les antennes émettrices/réceptrices. 
L'unité de désétalement est un autre module gourment en terme de ressources. Alors que l'unité 
de désétalement basée sur filtre attribué consomme les ressources en grande quantité, car elle 
inclut beaucoup d'opérations arithmétiques telles que la multiplication, la division et la racine 
carrée, l'algorithme de désétalement proposé réduit significativement la quantité de ressources 
matérielles requises. Ensuite, une architecture optimisée pour l'inversion de matrices à valeurs 
complexes utilisant l'élimination Gauss-Jordan (GJ) est proposée. Seulement les opérations 
arithmétiques critiques sont calculées pour obtenir les valeurs voulues sans exécuter toutes les 
opérations arithmétiques de l'algorithme d'élimination GJ. Le résultat est une réduction du 
temps d'exécution et de la consommation de ressources matérielles. Enfin, l'architecture FPGA 
à virgule fixe, où le maximum de perte de performance est défini grâce à la quantification, est 
développée, puis les compromis performance BER - réduction d'espace sont analysés. 
B.4.2 Résultats d'implémentation 
Les techniques d'optimisation proposées ont été appliquées pour une implémentation 
complète du système émetteur-récepteur utilisant la représentation à virgule flottante. Le 
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Tableau B-l illustre une comparaison entre les ressources matérielles requises pour un design 
optimisé et celles pour un design non optimisé. Les résultats indiqués montrent clairement 
l'influence des optimisations proposées qui se reflètent par une réduction importante de la 
consommation et la possibilité de transférer le design vers une carte FPGA basée sur le Virtex 
5. 
Tableau B-l Ressources consommées pour un émetteur-récepteur à virgule flottante non 
optimisé vs. optimisé 
Non optimisé Optimisé 




consommé ressources 5 Virtex 5 
Registres Slice 87540 303% 26712 92% 
LUTs Slice 95300 330% 26800 92% 
Bloc '24 40% 24 40% 
Ram/FIFO 
DSP 48 E 232 483% 48 100% 
Un émetteur-récepteur temps réel MIMO-OFDM est implémenté utilisant les optimisations 
proposées et une représentation à virgule fixe 12-bits. Le Tableau B-2 présente une comparaison 
entre les ressources matérielles requises pour un modèle à virgule flottante et un autre à virgule 
fixe d'un design émetteur-récepteur complet. La réduction de ressources requises due à la 
quantification peut être clairement identifiée. Des simulations post placement et routage sont 
conduites pour s'assurer que le design optimisé respecte les contraintes. On mène, par la suite, 
une vérification sur carte assistée par une co-simulation Matlab et la plateforme du design 
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proposé. Au stade fmal, les données sont générées par Matlab et envoyées à la carte FPGA via 
le module d'interface UART proposé pour le traitement, puis reçues par Matlab pour 
vérification. 
Tableau B-2 Ressources consommées pour un émetteur-récepteur optimisé à virgule 
flottante vs. virgule fixe 
Virgule Flottante Virgule Fixe 12-bit 
Nombre Pourcentage de Nombre Pourcentage de Ressources 
consommé ressources consommé ressources Virtex 5 Virtex 5 
Registres Slice 26712 92% 18364 63% 
LUTs Slice 26800 92% 25070 83% 
Bloc RamlFIFO 24 40% 20 33% 
DSP 48 E 48 100% 28 58% 
B.S Conclusion 
Dans cette thèse, un nouveau schéma de codage de transmission est proposé pour un 
système MIMO-OFDM pour supporter le multi accès et réduire significativement la complexité 
de l'algorithme de détection. Ce plan attribue à chaque utilisateur un ensemble de codes 
d'étalement orthogonaux, et les données de chacun sont diffusées à travers de multiples 
antennes, symboles OFDM, et sous-porteuses. La sélection du code d'étalement se fait soit par 
les techniques de parités soit à l'aide de celles de permutation. Ce schéma réduit la complexité 
de détection. De plus, l'accroissement de la diversité obtenue en étalant le signal transmis sur 
trois domaines a engendré une amélioration importante de la performance en présence de 
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canaux à évanouissement sélectif de fréquence. Les résultats de simulation ont montré que le 
nouveau schéma donne une meilleure performance comparée à celle d'un MIMO-OFDM 
conventionnel avec STBC due à la capacité du premier à maintenir un maximum de diversité à 
la réception. 
La deuxième contribution de cette thèse consiste à l'introduction d'une méthodologie de 
conception systématique et une plateforme de prototypage temps réel. Dans la méthodologie 
proposée, le modèle Matlab est directement converti en programme VHDL et transféré à la puce 
FPGA, ce qui permet d'épargner un temps important comme toute conversion intermédiaire est 
éliminée. L'UART est utilisé pour gérer la communication entre Matlab et la carte FPGA d'une 
façon efficace afin d'exécuter une co-simulation entre le design transféré et Matlab. Les 
fonctions UART sont implémentées en utilisant le VHDL et intégrées à la puce FPGA du 
MIMO-OFDM. La troisième contribution de cette thèse s'illustre dans la proposition de 
plusieurs techniques d'optimisation afin de réduire la complexité du système et épargner les 
ressources matérielles. 
